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Resumo
A simulação é uma etapa importante no desenvolvimento de sistemas computacionais;
nesta, a corretude, comportamento e desempenho do sistema em desenvolvimento são
avaliados. SystemC é uma Linguagem de Descrição de Sistemas (SLDL), uma extensão à
linguagem C++ para o suporte a diferentes abstrações. Ela simula todo o sistema sequen-
cialmente sem aproveitar possível potêncial de processamento paralelo. Essa dissertação
propõe uma abordagem genérica para permitir a simulação de componentes SystemC,
isolados ou agrupados, em um processo distinto, que podem ser escalonadado em diferen-
tes núcleos em um computador ou num sistema distribuído. As simulações são anotadas
e podem ser executadas como uma simulação SystemC tradicional ou particionada em
múltiplos processos com diferente opções de comunicação. A principal vantagem desta
abordagem é paralelizar simulações SystemC sem necessitar modificar os modelos. Para
tanto, a comunicação assíncrona em nível de transações é serializada e encapsulada em co-
municações entre processos por módulos que abstraem a necessidade do compartilhamento
do espaço de endereçamento de memória. A substituição da comunicação proporciona um
overhead em cada canal encapsulado, que deve ser minimizado com a carga em cada nó
de simulação. Esse trabalho também contribui com a emulação das chamadas de sistema
que devem ter um comportamento local mesmo que a simulação seja distribuída.
Abstract
Simulation is one of the main stages in the validation process in systems design; in this
stage, system architects can verify the correctness, behavior, and performance of the tar-
get system. SystemC is a System Level Description Language (SLDL), a C++ language
extension that supports different abstraction levels. The downside is its sequential simu-
lation execution that does not take advantage of the parallel processing capabilities. This
dissertation proposes a generic technique that allows the simulation of a set of SystemC
components by encapsulating each one in a process, which can be scheduled over cores or
distributed on a cluster. The simulations are annotated and can execute as a traditional
SystemC simulation or parted in multiple processes with different options of communica-
tion. The main advantage of this approach is that it parallelize SystemC-TLM2 simulators
using the original SystemC Kernel and models. Therefore, the asynchronous transaction
level communication is serialized and encapsulated over TCP/IP with wrapper modules
that abstract the shared memory address space requirement. The replacement of com-
munication from a simple function call to an internet protocol give an overhead of 37x
in each communication hop, which should be minimized with the increase of load in each
simulation node. This work also contributes with syscall emulation, which requires a local
behavior even when distributed.
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Chapter 1
Introduction
Figure 1.1: ENIAC – first computer (U.S. Army photo)
The digital computer’s evolution, from the machines that occupied entire rooms (Fig-
ure 1.1) to the smartphones that fit in our pockets, show how the science and industry
bring smaller, faster, and lower-power components than the past generations.
Today, the key to computing are the transistors (Figure 1.2a) in integrated circuits,
which are responsible, for a given input, to propagate or not a value (Figure 1.2b). Logic
gates, as AND and OR (Figure 1.2c), are arrangement of transistors, and this gates
together implement the operations of a processor or other circuits.
The speed of a circuit is limited by how fast its set of transistors can respond an input
(frequency); the complexity of the operations that the circuit can perform; how many
operations the circuit can execute at same time. Thin transistors need less power and can
operate at a higher frequency than thick transistors. Furthermore, more thin transistors
fit in the same area, and this enables improvements in operations complexity, parallelism,
optimizations.
Gordon E. Moore, co-founder and Chairman Emeritus of Intel, early in 1965 said that
the number of components on a chip would double every year [6] (Figure 1.3a), being know
as Moore’s Law. After, in 1975, Moore revised his previous prediction to a slowdown from
18
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(a) A NMOS Transistor – no
electrical current if the gate is
grounded
(b) A NMOS Transistor – Pos-
itive voltage on the gate induce
a electron path on the channel (c) CMOS OR gate
Figure 1.2: Transistors
12 to 18 months the time to double [7] (Figure 1.3b). In 1995, the law was revised again
to an average period of 2 years [7] (Figure 1.3b).
The fact is that the number of components inside a chip has grown fast and may keep
growing (Figure 1.4) while it is possible to reduce the transistor size. More transistors
can represent more cores or specific features in processors and already too many specific
functions were integrated into commonly called System-on-Chip (SoC).
(a) 1965: doubling each
year. [8]
(b) 1975: double each
18 months. [6] (c) 1995: double each 2 years. [7]
Figure 1.3: Moore’s Law
In last 15 years, designers stopped increasing processor’s frequency due to the limit of
heat dissipation capacity. The processors stabilize the performance improvements coming
from Dennard’s scaling [10, 11] (Figure 1.5). Thin transistors need less energy to operate
at a lower frequency, so the same chip area has more transistors without raising heat
production. The increasing quantity of transistors are commonly used to include more
cores on the processor chip, and the processor can execute more tasks simultaneously,
sold as faster processors. Today, there are processors with more than 100 cores inside of
one chip and researches to fit thousands.
To fit many cores in one chip requires understanding the overall computer systems:
core’s size, complexity, and quantity; others components included; and how all processor’s
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Figure 1.4: Transistors evolution on processors [9]
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Figure 1.5: From frequency to multi-cores [9]
elements interact with each other. A bottleneck can emerge from any centralised or shared
resource in the system [12], following the Amdahl’s law [13] that describes how one not
optimised resource limits the theoretical speedup of the whole system.
The traditional communication between components in a chip is a shared bus, one set
of wires where a component broadcast the message to all others attached to the same
bus. Each one component needs to check if the transmitted data is intended for itself.
To avoid a conflict with two or more components sending data at the same time, they
must implement a bus arbitration to grant only one bus access at a time [14]. So, the
more components connected to the bus, greater the contention for this resource. An
usual solution uses multiple buses to interconnect components sharing the channel with
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components, or even point-to-point between them. However, this mechanism requires
too many wires in the chip. The next possible step is to include routers connecting and
managing the communication between components.
Figure 1.6: NoC Example: Arbitrary number of processing units (PU) connected to
routers (R) by their network interfaces (NI).
Components can communicate using message passing through a NoC (Figure 1.6),
wires and routers connecting the components. Exactly as a distributed computer network
exchanging UDP over IP stack (UDP/IP) packages over a network. The messages need
metadata describing the source and the target, so the routers can direct the message to
correct target. Internally, they can choose predefined paths or do some load balance over
the options of paths to target. The overhead of many routings interactions, to achieve
the target and get a response, must be less than the number of conflicts on a traditional
unified bus. If all components try many requests to only one component, the connection
with this common target will compromise all performance of the whole system.
The development and exploration of this complex systems requires more and better
simulations to understand the entire SoC behavior before physical production. Simu-
lation is one important technique in many engineering processes to reduce the costs of
development of a new product, especially when exploring innovations. It avoids using
resources to produce physical prototypes and release candidates before system architects
can understand how the specified components impact the performance of all system for
each possible use.
Simulation is a solution to mitigate the costs and the time required to explore and de-
velop new processors architectures and experiment software in these future machines [15].
However, the poor simulation performance often limits the scope and depth of what to
test in the project. This limitation is particularly evident when simulators must multi-
plex cores of future manycore processors, with thousands of them, on the available cores
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in current machines. Furthermore, the majority of simulators available does not use all
cores. They are limited to execute one or few tasks at a time.
Figure 1.7: DES loop: Fetch current events, process, stores new events, advances simula-
tion time.
Sequential Discrete Event Simulations (DES) uses the states of simulation, an event
queue, and a global clock [16]. Each event in the simulation has a time annotation
which will denote when to process this event in the global simulation progress. The DES
simulator advances the global clock managing the event queue. Removing the current
events from the queue, processing them, changing the affected states, and storing the new
events (Figure 1.7). The idea of parallel discrete event simulation (PDES) is not recent
but is not solved. From one side there are sequential simulators largely accepted by
industry and science and from another there are many others PDES simulators proposals
under tested solutions without consistent performance.
The cutting-edge researches are working in thousands of cores inside a chip, how to fit
they physically and how to program this amount to explore their potential performance.
Today, the industry sell options of processors with hundreds of cores, but many of current
simulators will not use this feature to develop the desired next generations of cores.
1.1 Contributions
This dissertation continue the presented work of Falcão et al. [17], which proposed a
SC_MODULE that encapsulate the TLM-2.0 with IPC over a SystemC simulation parted
in many processes using TCP over IP stack (TCP/IP). This work proposes YAPSC API
that allows the execution of the same simulation code in the unmodified SystemC kernel,
in sequential or concurrent mode, using many IPCs back ends.
Parallel Allows to run simulations with more processing power than the simulated sys-
tems, using a cluster or even all cores from the machine;
Simple Proof of concept that can be enhanced to specific contexts but works out-of-box;
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Modular The required wrappers are (de-) attached without change the existent modules
and do the communication with minimal or none configuration;
Validation Friendly Don’t touch in simulation kernel, widely used and tested. Our
solution does not require that use a forked library or project;
1.2 Organization
This Dissertation is organized as follows:
Chapter 2 - Basic Concepts and Related Work introduces hardware simulation con-
cepts and tools, describes relevant simulator, and explore the prior work accelerating
simulations.
Chapter 3 - Concurrent TLM-2.0 introduces and describes our proposal.
Chapter 4 - Experiments aims to provide the tests and results archived with our pro-
posal.
Chapter 5 - Conclusions concludes this text reviewing the contributions.
Chapter 2
Basic Concepts and Related Work
This chapter describes the basic concepts and tools related to our research. Section 2.1
introduces the Eletronic System Level (ESL) design, modeling and simulation; Section 2.2
describes the SystemC, and its reference implementation, an IEEE standard for ESL that
is the main application of the work of this dissertation; Section 2.3 presents the ADL that
simplify the process of creating a processor model and its software tools, this ADL allows
to instantiate hundreds of cores and motivate our desire for faster simulations using the
SystemC; Section 2.4 exposes the benchmark suites used to test and evaluate our work;
After, Section 2.5 lists and describes the options of IPC, the approach employed by this
work to communicate the individual parts of the simulation.
Section 2.6 reviews, from more than a decade now, the proposals for SystemC paral-
lelization in chronological order.
2.1 Eletronic System Level design
In the mid-nineties, System-on-Chips (SoCs) became a reality as result of the long evo-
lution of Very-large-scale integration (VLSI) technology. The growing complexity of the
integrated circuits impact in time-to-market, enforced the attention to the follow notions:
Abstraction: The hardware representation level follows the complexity of the project.
Current SoCs use a functional/behavioral level instead of the lower levels: register-
transfer, gate, circuit or physical.
Reuse: The previous components should be reusable in new designs. The reusability
reduces the tests requirements compared to ground developed modules. The capa-
bility of improving a past version of a component is essential to its reuse, which can
reflect the abstraction choice: lower level designs are less flexible to improvements
over the time.
Automation: Automatic tools reduce errors and the time to market. The complexity
and the number of steps in the manufacture of electronic systems require automatic
tools to synthesis, physical cells allocation and verification. Designers rely on syn-
thesis tools that refine the representation from higher to lower abstraction levels; on
24
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Electronic Design Automation (EDA) tools to design physical integrated circuits;
and an infrastructure of verification tools.
Exploration: Designers should have concerns about the area, performance, and power,
of their integrated circuits. The possibility of analyzing alternative solutions for a
given model increase the chances of meeting the project requirements. Moreover,
refined lower levels of abstraction reduce the amount of alternatives for one model.
From past gate level to common RTL, the current complexity of developed SoCs
requires even higher abstraction levels. System-level representations with functional be-
haviour enable tools that automatically provide both hardware and software solutions to
the designed system.
Figure 2.1: An idealized top-down ESL design flow [1]
An idealized ESL design uses a natural language specification of the system (Fig-
ure 2.1). The system is modeled using this specification, and before the hardware or
software model is created, an executable module is produced and used to test if the initial
requirements of the desired system are met: functional behaviour, performance, storage
space, power, and communication traffic.
The pre-partition analysis requires an interactive specification modeling. The exe-
cutable model is written to meet the functional description of the model, focused on fast
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analysis and validation. This dissertation works in this step of the ESL design, where
fast preliminary analysis provides an early model ready to be partitioned in hardware and
software models.
2.1.1 Discrete Event Simulations
DES describe the functional behaviour for an executable module. A discrete event simula-
tion model assumes the simulated system only change states in discrete points of simulated
time [16]. An event occur in discrete time and can generate future events. For example,
a cache memory receives a data request in t = x and schedule the answer to t = x + r,
where r is the expected time that this cache needs to read its internal structure.
Typically, DES utilizes three data structures [16]: the state variables that describe
current state, an event list with the pendent events, and a global clock. The executable
main loop works removing the next events from the queue, processing it, updating the
current state and incrementing the global clock (Figure 1.7).
Figure 2.2: DES loop: Fetch current events, process, stores new events, advances simula-
tion time. (Same as Figure 1.7)
Parallel Discrete Event Simulations (PDES), or distributed DES, tries to process
events in parallel. The main difficult to execute these events in parallel is to keep their
data consistent. If the queue has any synchronization problem, an event with larger times-
tamp can execute before an event with smaller ones, which is clear a data hazard to state
variables.
A PDES can implement a conservative or optimistic behaviour. The first approaches
adopted in literature are the conservative ones, where all the time constraints are strictly
fulfilled [18]. The simulation only process an event if all the events with lower timestamp
are done.
In general, PDES strategies consist of logical processes (LPs) that represent a process
of the modeled system (Figure 2.3). These LPs are essentially self-contained discrete
event simulations. This approach requires strong synchronization between the LPs, but
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simplify the state management of the full simulation. Executing all events in global time
restricts order avoids data hazards. Each LP has a global clock and synchronize then
when sending messages to others LPs. The system can achieve a deadlock stage if the
simulation stays a long time without communicating with others, this requires sending
null messages to keep the clock synchronized and advancing.
Figure 2.3: Distributed system: This figure shows an example of distributed system with
3 Logical Processes (LPs). LP1 generates a signal A that is evaluated by LP2, and a
signal B that is evaluated by LP3. LP2 receives signal C from LP3 and generates signal
D that is received by LP1. [19]
The optimistic approach relax the time synchronization using a time quantum that
enables the simulation to process future events. The simulator expects that the selected
future events do not conflict with the not yet executed events with lower timestamp. If
any conflict is detected, the simulation must postpone the event or rollback the state if
the detection happens after the event processing.
2.1.2 Instrumented simulation tools
A binary translator converts a binary software from one system to another, and can
be implemented as Static Binary Translation or Dynamic Binary Translation (DBT).
Instead of interpreting each instruction, the translator reads, decodes and converts a
block of instructions. Finally, the translated binary executes on the target host as a
binary originally compiled to this host.
Pin [20] is a dynamic instrumentation framework for profiling, performance evaluating,
and bug detection. This tool provides an efficient instrumentation by using a just-in-time
(JIT) compiler to insert and optimize code that can use the processor internal performance
counters (Figure 2.4). The instrumentation is transparent and preserves the addresses and
the memory values. Like a debugger, Pin can attach, get the desired information, and
eventually detach. So, the tool allows sampling executable only in slices of time.
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Figure 2.4: Pin’s software architecture [20]
An architecture simulator can use DBT to instrument binaries and simulate them
in current hardware with the desirable behavior. Many of them [21, 15, 22, 23] use
Pin framework to instrument the software to simulate the behavior of this software in
a modified system. With the dynamic simulation, this simulators achieve higher speed
compared with the full interpreted simulators.
The current version of Pin only supports IA-32 and x86-64 instruction set architec-
tures. This proprietary tool requires both the binary software and host hardware be the
same and one of the only two supported. These requirements create a very limited scope
of which systems can be simulated using Pin.
2.2 SystemC
SLDLs provide a collection of libraries of data types, kernel simulation, and components
for high-level system modeling and simulation. SystemC [5] is a SLDL, based on C++,
used for modeling and verification of systems at different abstraction levels. Currently,
SystemC is one of the most important languages for ESL design [1] and has become the
leading choice of designers of SoCs and embedded processors [24].
SystemC is a collection of C++ classes and templates that provides a sequential dis-
crete event simulation framework. All simulated components are described as SystemC
modules, and any communication between them are simple method call. For example, a
PowerPC processor can connect to read-write memory as in Listing 2.1.
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1 int sc_main(int argc, char **argv) {
2 // Phase 1 : ELABORATION
3
4 // An instance of a PowerPC processor
5 ppc PPC("PPC");
6 // An instance of a read-write memory
7 mem MEM("MEM");
8
9 // Connection between PPC`s and MEM`s data ports
10 PPC.DM_port(MEM.target_export);
11
12 // Phase 2 : SIMULATION
13 sc_start();
14
15 // Phase 3 : DIAGNOSIS
16 PPC.PrintStats();
17
18 return PPC.exit_status;
19 }
Listing 2.1: SystemC top-level description of a minimalist system [1]
SystemC simulations are divided into three phases: pre-simulation phase (elaboration),
main loop (simulation), and pos-simulation (diagnosis). The elaboration phase is where
all system components are instantiated, configured, and connected. All components must
be instantiated in this phase, and the simulation fail to start if any port is not bound at
the end of elaboration phase.
The simulation itself happens in SystemC main loop when the events are processed
in order, following the DES. After the elaboration phase, the simulation evaluates events,
update states and notify modules (Figure 2.5a). Initially, the SystemC scheduler made
all processes runnable and executed only one per time. Internally, all SystemC processes
and threads are implemented using user-level threads (QuickThreads), or using system-
level threads (pthreads). One process executes until it returns or waits for an event
to occur. The current process can generate new events from three types: immediate,
delta, and timed (Figure 2.5b). When immediate events occurs, all processes sensitive to
these events are made runnable immediately. Delta events are processed after all current
runnable events but in same timestamp. After all delta events executed, the global clock
advances and the timed event with lower timestamp will execute.
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(a) Simplified loop.
(Similar to DES loop,
figure 1.7) (b) Scheduler [25]
Figure 2.5: SystemC
SystemC is an interesting ESL design tool when considering the goals described in
Section 2.1. SystemC supports multiple abstraction levels, from the common RTL to a
higher level called TLM. Each component in SystemC is a C++ class, and their instances
are runtime objects. SystemC modules are reusable with simple component binding. The
adopted language to describe functionality, C++, is broadly used and should not become
a problem to designers.
The executable model generated from SystemC specification is a system binary that
executes the desired tests producing the results of the model soon as possible in the
design process. The SystemC system model can keep the abstraction above RTL during
the early stages of the project and reach the RTL in synthesis stage after successive stages
of refinement.
The initial high abstraction level gives an early and fast functional model that meet
the project requirements. Moreover, enable a variable exploration of refined models to ex-
periment area, performance, and power results; all of them must follow the same response
of the executable model.
A limiting factor in accelerating the simulation of systems modeled in SystemC is that
the SystemC kernel is sequential and based on DES, as discussed in Section 2.1. When
simulating multi-core systems, it spends around 50% of the time with the kernel and
leaves around 30% to all core modules behaviour [26]. Peripherals modules (like routers
and memories) and system calls use the remaining executing time. Consequently, the
simulator executes a module (event) at a time, even if the hardware supports execution
of concurrent processes [24]. For example, a virtual platform containing 16 processors
running in an actual multi-core architecture uses only one core to execute the simulation,
scheduling the processors and other peripherals to execute one at a time.
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Modeling
A SystemC module is represented by a C++ class, their connection ports, and their
behavior. A module must extend the superclass sc_core::sc_module which defines the
super class constructor, port binding support, signal bidding support, the module name,
and triggers to elaboration and simulation phases start and end. The library provides
SC_MODULE(), a macro to declare a new class that extends the sc_module. The macro
SC_CTOR() defines the current class type and declare the module’s constructor. For
example, an and logical port is modeled in RTL setting the signals and the behaviour in
C++ as in Listing 2.2.
1 #include "systemc.h"
2
3 SC_MODULE(and_port) // declare the module
4 {
5 sc_in<bool> A, B; // input signal ports
6 sc_out<bool> F; // output signal ports
7
8 void do_and() // a C++ function
9 {
10 F.write(A.read() && B.read());
11 }
12
13 SC_CTOR(and_port) // constructor for and_port
14 {
15 SC_METHOD(do_and); // register do_and with kernel
16 sensitive << A << B; // sensitivity list
17 }
18 };
Listing 2.2: Example of RTL and port in SystemC
Transaction Level Modeling (TLM)
The TLM methodology represents an intermediate level of abstraction between paper
specification and RTL models. This abstraction is a key level in early stages of ESL
design and explains the role of SystemC and TLM in ESL technologies.
By using higher levels of abstraction, TLM improves simulation speed and modeling
productivity. This methodology avoids unnecessary details at the early phases of the
design flow. The goal is to provide an early reference model to teams working on soft-
ware, hardware, architecture analysis, and verification. So, the target use of TLM is the
executable model in the design flow.
TLM abstracts pin-level communication in the physical model to a higher level protocol
of word/frame transactions. The communication is a packet (called Payload) exchanging
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among modules, which are called transactions, using the Interface Method Calls (IMC)
approach. The main focus of TLM is communication to memory-based buses models.
Moreover, it accepts both loosely-timed and approximately-timed simulation using time
management and annotation of events. The payload (Figure 2.6) messages contain the
request, extensions to support more buses models, and a pointer to memory data on host
memory.
TLM-2.0 extends to the previous version with asynchronous communication. A com-
ponent does not need block waiting for an answer, and can continue the simulation. For
example, a cache memory can pre-fetch data and continue accepting data requests from
the processor.
Figure 2.6: Diagram of TLM payload
SystemC modules that initiate TLM transactions are called initiators, and the modules
that receive them from an initiator are called targets. Each payload exchange needs the
specific socket pair, an initiator socket to a target socket when requesting and the opposite
when answering. TLM-2.0 sockets are bi-directional, but one initiator socket expects to
receive only answers with completed payloads. All sockets pairs must be connected to
another socket of the opposite type, before the end of elaboration phase.
The simulation of a simple system (Figure 2.7) that is composed by a processor module
(Listing 2.3) and a memory (Listing 2.4) is done connecting them directly by TLM-
2.0 (Listing 2.5). Each read/write must be encapsulated in a payload that contains
all requisition data and passed from core’s initiator socket to memory’s target socket.
Asynchronously, the request will be processed by memory and answered from its target
socket to the requester. In case of a read command, the data must be written to data
pointer inside of payload request.
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1 SC_MODULE(processor) {
2 tlm_utils::simple_initiator_socket<processor> socket;
3 sc_event transaction_done;
4
5 tlm_sync_enum nb_transport_bw(tlm_generic_payload & payload,
6 tlm_phase & phase, sc_time & delay) {
7 peq.notify(payload, delay);
8 phase = END_REQ;
9 return TLM_COMPLETED;
10 }
11
12 void proc() {
13 tlm_generic_payload *payload;
14 unsigned char data[4];
15 while (true) { /* Processor Simulation */
16 /* ... */
17 if (is_memory_request) {
18 payload = new tlm_generic_payload();
19 payload->set_address(addr);
20 payload->set_data_length(4);
21 payload->set_data_ptr(data);
22 if (is_write)
23 payload->set_write();
24 socket->nb_transport_fw(std::ref(*payload), BEGIN_REQ,
25 sc_time(DELAY, SC_NS));
26 wait(peq.get_event());
27 payload = peq.get_next_transaction();
28 /* ... */
29 }
30 /* ... */
31 }
32 }
33
34 processor(sc_core::sc_module_name)
35 : sc_module(module_name), socket("socket"), peq("peq") {
36 SC_THREAD(proc);
37 socket.register_nb_transport_bw(this,
&processor::nb_transport_bw);↪→
38 }
39 };
Listing 2.3: Generic layout of a TLM2 processor
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1 SC_MODULE(memory) {
2 tlm_utils::simple_target_socket<memory> socket;
3 peq_with_get<tlm_generic_payload> peq;
4
5 tlm_sync_enum nb_transport_fw(tlm_generic_payload & payload,
6 tlm_phase & phase, sc_time & delay) {
7 peq.notify(payload, delay);
8 phase = END_REQ;
9 return TLM_UPDATED;
10 }
11
12 void proc() {
13 tlm_generic_payload *payload;
14 while (true) {
15 wait(peq.get_event());
16 payload = peq.get_next_transaction();
17 tlm_command cmd = payload->get_command();
18 unsigned int addr = payload->get_address();
19 unsigned char *ptr = payload->get_data_ptr();
20 unsigned int len = payload->get_data_length();
21
22 switch (cmd) {
23 case TLM_READ_COMMAND:
24 memcpy(ptr, &(this->data[addr]), len);
25 break;
26 case TLM_WRITE_COMMAND:
27 memcpy(&(this->data[addr]), ptr, len);
28 break;
29 }
30 payload->set_response_status(TLM_OK_RESPONSE);
31 socket->nb_transport_bw(*payload, BEGIN_RESP, sc_time(DELAY,
SC_NS));↪→
32 }
33 }
34
35 memory(sc_module_name module_name)
36 : sc_module(module_name), socket("socket"), peq("peq") {
37 SC_THREAD(proc);
38 socket.register_nb_transport_fw(this, &memory::nb_transport_fw);
39 }
40 }
Listing 2.4: Generic layout of a TLM2 memory
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1 processor PROC = new processor("processor");
2 memory MEM = new memory("memory");
3
4 PROC->socket.bind(MEM->socket);
5
6 sc_start();
7
8 return (0);
Listing 2.5: Generic layout of a processor and memory bind with TLM2 sockets
Figure 2.7: Diagram of TLM-2.0 communication between core and memory
This work focus in the early stage of the executable model on ESL design flow, when
more functional changes are expected and have high interaction between specifications,
modeling, and tests. TLM-2.0 fits at this stage and provides the asynchronous modules
communication desirable to PDES.
2.3 ArchC
In ESL design flow, the development and exploration of new processor models require
producing, in early stages, the software toolkit (assembler, linker, compiler, debugger)
for each distinct processor [27]. The software toolkit is commonly generated from an
Architecture Description Language (ADL). Although the generation of an Instruction-Set
Simulator (ISS) is a common target of ADLs, the cooperation of ISSs to build a SoC is
not common.
ArchC [28, 29] is an ADL that follow SystemC syntax style for processor models
for system and platform representations [26, 30, 31]. The goal is to provide a high-
level abstraction to specify the processor model, allowing exploration and verification
of new and legacy processor’s architectures by generating both software tools and an
executable model (ISS) for the desired platform (Figure 2.8) [32, 33, 34]. The simplicity
and flexibility, showed that this ADL is an useful tool not only for research, but also for
computer architecture education [35].
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Figure 2.8: ADL-based (ArchC) exploration flow [1]
From the ADL description, ArchC synthesizes the compiler’s backend [36, 37, 38], a
SystemC-based ISS [39], and binary utilities [40]. The set of generated tools from the same
ADL gives to the user an opportunity to interact changes in specification and validation
tests with real compiled software to achieve their requirements.
ArchC description is split into Instruction Set Architecture (ISA) (AC_ISA) and ar-
chitecture resources (AC_ARCH) separated descriptions [41, 42]. The AC_ISA (List-
ing 2.6) description has the information about the architecture instructions, with their
binary representation (lengths and fields) and the behavior of each instruction in C++
language. The AC_ARCH (Listing 2.7) description contains the processor organization:
storage devices, pipeline structure, endian etc. With AC_ARCH and AC_ISA the ArchC
generate the set of tools described early.
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1 AC_ISA(mips) {
2 ac_format Type_R = "%op:6 %rs:5 %rt:5 %rd:5 %shamt:5 %func:6";
3 ac_format Type_I = "%op:6 %rs:5 %rt:5 %imm:16:s";
4 ac_format Type_J = "%op:6 %addr:26";
5 ac_instr<Type_I> lb, lbu, lh, lhu, lw, lwl, lwr;
6 ac_instr<Type_R> add, addu, sub, subu, slt, sltu;
7 ac_instr<Type_J> j, jal;
8 /* ... */
9 ac_asm_map reg {
10 "$"[0..31] = [0..31];
11 "$zero" = 0;
12 "$at" = 1;
13 "$kt"[0..1] = [26..27];
14 "$gp" = 28;
15 "$sp" = 29;
16 "$fp" = 30;
17 "$ra" = 31;
18 }
19
20 ISA_CTOR(mips) {
21 lb.set_asm("lb %reg, \%lo(%exp)(%reg)", rt, imm, rs);
22 lb.set_asm("lb %reg, (%reg)", rt, rs, imm = 0);
23 lb.set_asm("lb %reg, %imm (%reg)", rt, imm, rs);
24 lb.set_decoder(op = 0x20);
25
26 addi.set_asm("addi %reg, %reg, %exp", rt, rs, imm);
27 addi.set_asm("add %reg, %reg, %exp", rt, rs, imm);
28 addi.set_asm("add %reg, $0, %exp", rt, imm, rs = 0);
29 addi.set_decoder(op = 0x08);
30 addi.set_cycles(4);
31 /* ... */
32 sys_call.set_asm("syscall");
33 sys_call.set_decoder(op = 0x00, func = 0x0C);
34 /* ... */
35 pseudo_instr("li %reg, %imm") {
36 "lui %0, \%hi(%1)";
37 "ori %0, %0, %1";
38 }
39 /* ... */
40 };
41 };
Listing 2.6: Excerpt of the MIPS AC_ISA Description
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1 AC_ARCH(mips) {
2
3 ac_mem DM : 512M;
4 ac_regbank RB : 32;
5 ac_reg npc;
6 ac_reg hi, lo;
7 ac_reg id;
8 ac_wordsize 32;
9
10 ARCH_CTOR(mips) {
11
12 ac_isa("mips_isa.ac");
13 set_endian("big");
14 };
15 };
Listing 2.7: Excerpt of the MIPS AC_ARCH Description
The AC_ARCH can describe a full system of a processor and memory or can produce a
SystemC module with TLM bindings, synchronous and asynchronous. Used as SystemC
module, the ArchC processor model allows integration within bigger and custom SoCs
designs.
The project maintains four official processor models, each one with a different ISA,
and provides the necessary toolchains to each one: ARM, Power, MIPS, and SPARC.
The official models offer processors example to run a code, test processors modification,
and serves as startup code to explore new processors.
In AC_ARCH description, users can specify cache configuration [43]. The last memory
hierarchy level is a read-write memory component or TLM sockets to connect to a system
that must answer the read and write requests using TLM standard.
In the generated ISS, ArchC models emulate some linux syscalls [44]. The guest soft-
ware can interact with real filesystem, request dynamic allocated memory, and more. The
SystemC executable module run a batch of instructions before calling SystemC scheduler.
This batch is a flexible way to execute lookahead instructions in optimistic behavior and
avoid many SystemC’s kernel module execution swaps. When the processor needs to in-
teract with others modules, e.g., memory, it calls the target’s socket forward method, and
it blocks waiting for the answer through its socket backward method.
The ArchC ADL can provide power estimation of processor models [45, 46, 47, 48].
From the ArchC model, a tool extracts and automatically generates a testbench that will
run in a RTL model of the same processor by third party commercial synthesis tools. The
result is the power characterization of the processor that is used by ArchC executable
model to report the power usage of the target processor.
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2.4 Benchmarks
The MPSoCBench [49] is a simulation toolset composed of a scalable set of Multipro-
cessor System-on-Chips (MPSoCs) to enable development and evaluation of new tools,
methodologies, parallel software, and hardware components. It provides a high level way
to specify 2D NoCs with up to 64 processors and others components.
Based on ArchC [29, 50], processors are generated from the ADL descriptions and
emulated at system level. MPSoCBench includes the four official supported models from
ArchC using the TLM version of them. The processor’s models have their timing anno-
tation of each instruction to improve simulation time precision. All processor share the
same memory address space and one SystemC kernel that schedules all modules, one each
time.
The toolset offers two memory modules; the first is a simple read-write SystemC
TLM module and the other is a cycle accurate model that is able explore the memory
performance and energy consumption based on DDR memory characterization library.
Any access to memory from a processor must be routed through the NoC from requester
to the memory component.
Syscalls are called with shared guest memory, and they have to be consistent. For
example, one file descriptor from open syscall on processor 1 must be valid to a read
syscall in processor 2.
MPSoCBench connects the last level cache of the ADL model to one shared direc-
tory component, which is a device that implements the MSI cache coherence algorithm.
Without the cache coherence, the parallel software must use another synchronization
techniques, requiring a dedicated hardware component and explicitly used by software
guest.
Figure 2.9: A MPSoCBench platform designed as a mesh consisting of processors, memory
and IPs
Figure 2.9 shows an example of a platform built with MPSoCBench. There are eight
cores with instruction caches, connected to NoC using a TLM wrapper module. One
memory module simulates the memory controller and memory. A lock device provides
a mutual exclusion hardware support when the system is not using the cache coherence.
The dynamic frequency scaling (DFS) module manages the cores power consumption and
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performance. Also, an interruption control manages (Intr_Ctrl) and notifies external
events.
2.5 IPC
Figure 2.10: A taxonomy of Unix IPC facilities [51]
Processes executing in the operating system (OS) can be classified as independent or
cooperating processes [52]. An independent process cannot affect or be affected by others
processes, so they do not share data. Any process that shares data with others is a
cooperating process; the motivation to cooperation can be to share information, parallel
computation, modularity or convenience.
Modern OSs, in addition to process scheduling and resource allocation [53], must
support Inter-Process Communication (IPC) mechanisms to cooperating processes (Fig-
ure 2.10). There are two fundamental models of communication: shared memory and data
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transfer. In shared memory model the processes exchange information reading and writ-
ing in a shared memory region. In data transfer model, the communication mechanism
receives the information from one process and passes to another.
To select an IPC, the developer should analyze the transfer buffer sizes, data transfer
mechanisms, memory allocation schemes, locking mechanism implementations, and even
code complexity. The performance regarding throughput can vary significantly on the
same platform.
2.5.1 Shared Memory
Figure 2.11: Two processes with a shared mapping of the same memory region [51]
On multi-thread software, all threads have direct access to all pointers because they
have the same memory address space. Memory mapping enables the creation of shared
regions between different processes so that they can use the techniques from multi-thread
programming (Figure 2.11). Multiple processes can share explicitly the same memory
region, which requires synchronized access to the shared region. Cache coherence must
act if two or more processes write to the same region of shared memory.
Shared Memory is the fastest form of IPC [52] because the data is visible and acces-
sible to all processes without requiring copies, transmissions, or any syscall. This speed
advantage is offset by the need to synchronize operations, the typical solution for GNU
Linux use mutex1 to promote mutual exclusion when accessing shared data.
Shared Memory requires an access control for concurrent write operations to avoid
inconsistent values. The consistency control can be managed using structs of semaphores
1The glibc implementation allows process-shared mutexes, the portable Unix solution is
Semaphores. [51]
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or mutex to restrict the access to a critical area [51]; use atomic operations to execute more
than one operation in memory and ensure consistent reads; alternatively, speculatively
access the memory and check for consistent problems.
Using the shared address space between threads is easiest than the mapped memory.
In multi-thread, all threads share the same memory address space (Figure 2.12b). Any
newly allocated data is instantly accessible to other threads [51]. In mapped memory, the
programmer must modify the allocator to use the specific memory region or copy the data
to share. The memory region is, by default, placed in a nonpredefined virtual address,
so any pointer stored in this regions must store the offset to the base address of mapped
region.
(a) Typical process (b) Four threads executing
Figure 2.12: Memory address space for Linux/x86-32 [51]
Developers can even simulate many other IPC types with shared memory. However,
it does not scale to distributed environments. Libraries can implement a shared memory
over other types of communication [54], but this requires one more layer which includes
the overhead of managing the coherence of all shared regions.
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2.5.2 Sockets
Sockets are a method of data transfer IPC [51], either on the same host or different hosts
connected by a network. In a typical client-server scenario, each process creates their
socket. The server binds its socket to an address and clients uses this address to locate it.
The Unix OSs use the socket() syscall to create a socket and return its file descriptor.
They support at least three communication domains: Unix (AD_UNIX), IPv4 (AF_INET)
and IPv6 (AF_INET6); and two types: stream or datagram.
The stream sockets (SOCK_STREAM, Figure 2.13a) are connection-oriented, reliable and
bidirectional. All transmitted data is sent as a stream without message boundaries. In
normal conditions1, the transmitted data is guaranteed in-order delivery. The stream
sockets are often distinguished by their behaviors, active or passive. The passive socket
bind to address and wait for connections and the active ones are the responsible to request
the connection.
The datagram sockets (SOCK_DGRAM, Figure 2.13b) are a connectionless socket that
allows sending one message with preserved boundaries, but without any guarantee of
delivery. One socket only needs to know the address of target socket. When a message
is received, the process gets the sender address along with the message content, which
allows a response message.
(a) Stream sockets (b) Datagram Sockets
Figure 2.13: Overview of system calls used with sockets [51]
1No connection lost.
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Internet Sockets
There are two types of Internet domain sockets: IPv4 and IPv6 IPC [51]. They are
similar, and both allow message exchange between multiple processes over hosts. The
major difference is the addressing; the IPv4 has 32 bits address, and the IPv6 has 128
bits address. Both support loopback communication; each one has a special address that
is interpreted as localhost.
The two protocols used with Internet sockets are the Transmission Control Protocol
(TCP) and the User Datagram Protocol (UDP) [51]. The UDP is the protocol for data-
gram sockets and, as presented in the last section, does not offer any reliability in the
protocol layer. The TCP is the protocol for stream sockets and includes packaging data
in segments, sequencing, and congestion control. TCP store data in buffers to group mul-
tiple data in an Internet Protocol (IP) datagram reducing the number of communication
(Figure 2.14). The received data is stored in respective buffers and accessed by the process
respecting the transmission sequence and without data lost.
Figure 2.14: Connected TCP sockets [51]
The performance of TCP/IP sockets includes a stack of abstraction layers, as the
transport and network layers, that include some overhead in communication even on the
same host. The loopback communication using TCP/IP typical performs slower than
local-only IPCs. However, some hosts, as the Sun’s UltraSPARC (an intensive network
specialized), system optimizations allow faster loopback communication [53].
Unix Domain Sockets
The Unix domain sockets (UDS) provide specific localhost communication mechanisms,
using similar code style from the Internet sockets, seen in the last section, but for data
transfer between processes executing on the same host operating system. The address
of a UDS socket is an abstract name or a pathname in the file system. Abstract names
are managed by the kernel and do not require the knowledge of the file system organiza-
tion [55]. If the address is a pathname, the system creates an entry in the file system of
socket type (S_IFSOCK) and with the defined user access permissions [51]. UDS delivers
higher throughput than others data transfer IPCs [53].
The UDS sockets supports both the stream and datagram types. All UDS sockets are
reliable, but the order of messages is not guaranteed in the default datagram type (SOCK_-
DGRAM). Also, it supports an ordered version of a datagram type (SOCK_SEQPACKET) [55].
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2.5.3 Message Passing Interface (MPI)
Message Passing Interface (MPI) is the industry-standard for message-passing programs [2].
The specification was written targeting efficiency, flexibility, and portability. The standard
consolidated research advances into novel features that extend existing practice to a new
generation of applications [56]. However, the MPI’s model of process/group, that assumes
similarity between all processes, is not always appropriate for heterogeneous systems [57].
MPI is not a new language; the standard defines a common interface to write appli-
cations using this protocol. There are many implementations, many of them are open-
source. Each one supports a set of backend channels and network connections. The two
major open-source implementations, OpenMPI and MPICH, support local or network
connections.
Code using MPI must import and link an implementation to its binaries. The imple-
mentation is responsible for executing the multiple instances of this same binary. So, the
selection of a library implementation is related to the target platform where the solution
will execute. Each instance has one rank number (MPI_Comm_rank) from 0 to the total
number of processes (MPI_Comm_size), and they use this rank number to specialize their
behavior (Listing 2.8).
1 #include <mpi.h>
2 int main(void) {
3 char m[100];
4 int comm_sz; /* Number of processes */
5 int my_rank; /* My process rank */
6 MPI_Init(NULL, NULL);
7 MPI_Comm_size(MPI_COMM_WORLD, &comm_sz);
8 MPI_Comm_rank(MPI_COMM_WORLD, &my_rank);
9 if (my_rank != 0) {
10 sprintf(m, "Process %d of %d!", my_rank, comm_sz);
11 MPI_Send(m, strlen(m) + 1, MPI_CHAR, 0, 0, MPI_COMM_WORLD);
12 } else {
13 printf("Process %d of %d!\n", my_rank, comm_sz);
14 for (int q = 1; q < comm_sz; q++) {
15 MPI_Recv(m, 100, MPI_CHAR, q, 0, MPI_COMM_WORLD,
MPI_STATUS_IGNORE);↪→
16 printf("%s\n", m);
17 }
18 }
19 MPI_Finalize();
20 return 0;
21 } /* main */
Listing 2.8: MPI program that prints greetings from the processes [2]
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2.6 Parallel SystemC Simulations
Transaction Level Modeling (TLM) of systems-on-chip in SystemC are commonly used
in the industry to provide an early simulation environment [18]. However, the standard
implementation requires determinism and reproducibility of simulations, making sequen-
tial implementation still the reference. Parallelization of SystemC simulations is a major
research topic [18], because the increasing size and complexity of models, and the mul-
tiplication of computation cores on recent machines and clusters: “The parallelization of
SystemC simulation is not straightforward, and is a major research concern.” Becker et al.
[18] - 2016
Becker et al. [18] present an industrial context based in Loosely Timed TLM (TLM/LT)
models. However, most of SystemC parallelizations are limited to cycle-accurate models
or do not cover the characteristics of actual industrial models. PDES solutions explicit
targets RTL platforms because the low level signals communications that are not used in
TLM models. Parallelization inside cycles, using the delta cycle or timed cycle, requires a
barrier at the end of the cycle to synchronize and target only simplistic models. Solutions
that use dependency analysis, besides the limitation to parallelism inside cycles, can not
perform the static analyses on industrial size and complex models. Relaxing synchroniza-
tions can reach good performances on MPSoC and NoC, but can not use a big number
of cores to reach the best speedup. One interesting proposal is an alternative transaction
specified by a time duration, which gives the flexibility to compute the task in any time
between the request and the result time. However, even with substantial performance,
the amount of effort to adopt a solution may not be profitable.
Entirely transparent solutions do not require any modification of the simulator’s code,
the solution is responsible by automatically applying its optimizations. In this case, the
designer only needs to adopt a new implementation of SystemC or an extension library.
However, many of the proposed solutions require code modifications. Some of them only
require changes in elaboration phase, when connecting the modules. So, the solution
is transparent to modules that are untouched and keep their original behavior. Other
solutions will require a partial rewrite of module’s code to give more information to the
framework, use a new API, or meet any limitation imposed.
This section reviews existing approaches to parallel SystemC simulations. Each of
them is organized by used technique: parallelization inside cycles (Section 2.6.1), de-
pendency analysis (Section 2.6.2), distributed time and relaxing synchronization (Sec-
tion 2.6.3). Section 2.6.4 reviews the parallel simulation approaches that are not based in
SystemC.
2.6.1 Parallelization Inside Cycles
The first attempt of parallelizing simulations with SystemC comes from the conserva-
tive approach of PDES. The solutions in this section try from conservative to optimistic
approach to parallelize the evaluation in the same cycle, delta or time cycle.
Trams [3] proposed a C++ class library to increment the SystemC reference imple-
mentation. They require a manual split of SystemC process in each RTL module, also
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require explicit connect the signals between modules using their TCP/IP API in elabora-
tion phase (Listing 2.9).
This model frees the programmer from knowing the synchronization details, also is
transparent to SystemC modules. However, it is not an entirely transparent solution.
The designer must explicitly adapt the system elaboration phase to the proposed library.
After connections, elaboration ends with a call to a function to wait for all inbound and
outbound connections.
The model follows the concept of conservative PDES, where channels connect the
logical processes (partitions). Each partition waits all past messages to arrive before
continuing the simulation and uses null messages to keep timing synchronized.
1 int sc_main(int argc, char **argv) {
2 int st;
3 sc_signal<double> reg out;
4 sc_signal<double> reg in;
5 sc_signal<double> const out;
6
7 // Instantiate an outbound TCP/IP sync module (designator=1)
8 // to connect localhost:10011.
9
10 sc_dfsync outbound_module(&st, TCP, SYNCOUT, 1, "localhost", 10011);
11 // Attach our two outbound signals and specify periods ( in us ).
12 outbound_module.attach(1, 100, &reg_out);
13 outbound_module.attach(2, 1000, &const_out);
14
15 sc_dfsync inbound_module(&st, TCP, SYNC IN, 1); // Inbound module.
16 inbound module.attach(1, &reg_in); // Attach only one signal.
17
18 sc_dfsync_conall(TCP, 10010); // Outbound connect to port 10010.
19 /* ... */
20 sc_start(); // Start the simulation
21 return 0;
22 }
Listing 2.9: Connection of two RTL routers using Trams [3]
Galiano et al. [19] compare two literature proposals that do not modify the SystemC
kernel, a MPI implementation over the work of Trams [3]. Their tests using two Reduced
Instruction Set Computers (RISCs) processor platforms show slight differences between
these two implementations, MPI got lower simulation time in all CPU loads tested. Test-
ing only the MPI approach, for platforms containing more cores showed that high guest
CPU loads get better speedups.
Galiano et al. [19] highlights how the MPI solution can not fit in real industry models
with complex C++ data types over distributed processes. Their work adopted a serial-
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ization of this complex data using Boost C++ library and changed the communication
to Boost’s MPI implementation. The new solution, supporting complex data, had extra
overhead over the MPI raw solution while still performing better than original SystemC
results.
Cox [58] explores PDES techniques and present a distributed version of the SystemC
environment, called RITSim. The proposal was committed to transparency and compati-
bility with previously written SystemC modules but requires minimal changes in modules
source code. The author implements modifications to the SystemC kernel but highlights
how modification compromises the maintainability of the new kernel. So, all necessary
modifications avoid changing the core of SystemC reference implementation to promote
future improvements.
RITSim uses the PDES, where each LP contains a top-level module that encapsulates
RTL SC_MODULEs and restricts data share with modules external to the top-level domain
(Figure 2.15a). All communications to external top-level modules should use a custom
distributed sc_signal that is translated in the kernel to MPI communication with the
top-level target module running in another process. The message contains the channel
name, timestamp and the binary of the new value without endianness verification, so the
LPs can not execute in machines with different endianness. When a top-level module
receives the MPI message, it translates back to SystemC event in the target domain.
RITSim employs a purely conservative approach; only safe events are processed. A
global synchronization manage the earliest input time, a global clock that has the smallest
timestamp for which the LP may expect to receive a message. RITSim offers an automatic
LPs partition, but both require manual grouping in the top-level modules. The user
should replace the sc_start with the sc_start_distributed call, that creates several
configuration files based on elaboration phase and uses a Perl script to execute them
distributed with MPI (Figure 2.15b).
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(a) Sample model hierarchy with top-
level module (b) Automated distribution process and output file
Figure 2.15: Top-level module and automated partition from Cox [58]
Chopard et al. [59] enable the partitioning of SystemC processes, causing minimal
changes in the original kernel and, therefore, in the syntax of the modeling language itself.
In this approach, a copy of the scheduler runs on each processing node and simulate a
subset of application modules. The consistency of the data is guaranteed through events
between processes and uses the margin of delta events specified in SystemC. The SystemC
execution order of processes is not predefined within a delta cycle phase.
To ensure synchronization, a node defined as master is responsible for receiving a time
annotation of the next expected event for each node and by computing the correct update
of the simulated time. Therefore, the other nodes can update their local time counter as
soon as they receive this information from the master node. A new module was proposed
to gather all the modules that are managed by one LP, similar to the top-level module
proposed by Cox [58].
Combes et al. [60] continues the work from Chopard et al. [59], but focused in mini-
mizing the synchronization tasks. Their work uses a similar top-level module described by
Cox [58], that explicitly defines the modules partitions. The changes from previous work
relax synchronization. This new work uses asynchronous send and receive of messages
with a buffer of length one; if one message was sent by the sender but not yet consumed
by the receiver, the sender could not send other messages until the buffer is freed. The
major contribution was the decentralized time synchronization, using message passing
and shared variable with critical sections. If one LP has no more active processes and
sent all its requests, it should wait for messages from the others LPs.
Ezudheen et al. [24] developed a new parallel SystemC kernel that schedules mul-
tiple runnable processes at the same time within a delta cycle, following the approach
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of Chopard et al. [59]. The new kernel changes the official scheduler (Figure 2.16a) to
execute all runnable processes in chunks mapped to system threads assigned to a dedi-
cated CPU (Figure 2.16b). Their work explored three strategies to thread parallelization:
Work Sharing, Work Stealing, and Manual Grouping. The work sharing approach creates
threads in-order to evaluate runnable processes that will migrate to other processors. The
work stealing, in contrast, makes under-utilized processors steal threads from processors
with more than one active thread. Also, users can manually group the modules to run in
one thread allocated to the same core every clock cycle.
The manual partition uses a new API method to set the core affinity to one module.
Each thread runs all modules with the same affinity in the specified core. The parallelism
is managed with the OpenMP directives. In the evaluation phase, processes of each group
execute serially on their core, independent of other groups. The conclusion of this work
shows that although the automatic grouping is preferable to manual grouping, the manual
grouping shows a considerable improvement in speedup over others techniques, especially
with more than eight cores.
(a) SystemC scheduler (b) Ezudheen et al.’s parallel scheduler
Figure 2.16: Modification of SystemC scheduler by Ezudheen et al. [24]
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Schumacher et al. [61] present a conservative synchronous parallel approach for cycle-
accurate simulation of MPSoC using a new SystemC framework, called parSC. Different
from previous works, parSC does not reduce the number of messages exchanged, it reduces
the latency and accepts a higher number of messages.
Within parSC, all SystemC processes have the same global time and execute in parallel,
the processes are activated in same delta cycle. The simulation uses only one OS process,
where the master thread conducts the fall-back sequential simulation. Master thread
decides, at the beginning of the delta cycles, the amount of offload to the parallel workers
threads (Figure 2.17). The SystemC processes must ensure that any access to shared data
in the same delta cycle is atomic. The designer must change their modules to using the
synchronization primitives (mutual exclusion, gate, and barrier).
Figure 2.17: Comparing sequential and parallel simulation for Schumacher et al. [61]
Schumacher et al. [62] revisit the parSC with the problem of review and integrate legacy
models to the new simulator. This work presents a methodology to integrate unmodified
SystemC modules into parSC. The legacy modules do not consider thread-safety since the
SystemC reference implementation execute all processes atomically in sequential order.
parSC adopts a similar approach to previous works to execute TLM-2.0 legacy mod-
ules. The proposed solution requires that these legacy models encapsulate their data and
the designer explicitly create processes groups in elaboration phase that parSC will ex-
ecute sequentially in one worker OS thread. Each group preserves the original behavior
from SystemC to this group of processes and manage the access to states of this group.
If a SystemC process needs to use IMC with another group (Figure 2.18a), the process
is temporarily reassigned and rescheduled to the target process group (Figure 2.18b). To
manage this reassignment, all TLM-2.0 sockets connections between groups must add a
wrapper module to intercept the IMC between original sockets.
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(a) Simple example system (b) Thread reassignment to IMC
Figure 2.18: Dynamic management of processes groups by Schumacher et al. [62]
Huang et al. [25] propose efficiency gain through the geographical distribution of TLM
SystemC models. The library for distribution SystemC simulations, called SCD, repeat-
edly call the start of simulation phase for only one delta cycle and return to main. The
proposed library decoupled the communication and synchronization from SystemC simu-
lation.
The SCD library adopts a master-slave approach to manage the global simulation
state. The master node is connected with all other simulators using the internet protocol,
and collect the local state information from all slaves to decide if it should advance the
global clock. If an error occurs during the simulation, the master is notified and then all
slaves fail immediately.
The SCD validation was done in an MPSoC framework that automatically generates
the SystemC with support for the distributed library. The validation runs a video decoding
application without details of the guest operating system. The results showed speedup of
4.5x with 20 simulators over five hosts.
Roth et al. [63] present a framework to investigate the SystemC parallelization on
experimental processor with 48 homogeneous non-cache coherent cores. This framework
explores implementations with different synchronization schemes, distributed and shared
memory, and multiple distinct address spaces. Each core executes a dedicated Linux with
both private and shared memory regions. On top of each core and OS, execute the PDES
framework instance, as a master or worker (LP) node. The framework is implemented in
a three abstraction levels hierarchical architecture to provide a reusable code: base ap-
plication, base simulation, and SystemC level. The base application provides the system
abstraction with memory management, message passing routines and memory synchro-
nization. The base simulation provides the PDES architecture and allows synchronous
and asynchronous time management. The last level implements the SystemC standard
using the lower abstraction layers.
Roth et al. [64] extend the framework presented in Roth et al. [63] to simulate NoC
based MPSoCs on symmetric multiprocessing (SMP) processors. The new methodology
presented uses a TLM module wrapper to communicate between LPs. Results demon-
strate that the approach can provide significant speedups of two orders of magnitude
versus sequential RTL simulation while exhibiting a moderate loss in accuracy.
Ventroux et al. [65] show the Rapid Virtual prototyping Emulation System (RAVES)
a special-purpose architecture to accelerate SystemC simulations. They also implemented
a lightweight and optimized parallel SystemC kernel using user-level threads targeting ex-
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plore RAVES hardware acceleration. Moreover, the new SystemC kernel does not execute
on Linux OS, it runs on optimized micro-kernel.
RAVES kernel only executes the evaluation phase in parallel from the global SC_-
PROCESS queue in the proposed hardware. The other SystemC phases are still sequential,
which can reach 70% of the total execution time on Intel architecture [65]. The proposed
kernel requires dynamic allocation of all objects, without explain the motivation of this
requirement.
RAVES architecture (Figure 2.19) is composed of a kernel unit (SKU) and a set of
homogeneous cores (APC). The SKU is used to execute the simulation manager and
the sequential phases and has a hardware accelerator (SKA) to reduce the kernel and
synchronizations overheads. The APC cores execute the parallel SystemC processes in
the evaluation phases.
Figure 2.19: RAVES architecture [65]
Ainey et al. [66] developed another kernel, Parallel SystemCASS, optimized to cycle
accurate simulations of designs expressed containing states machines. Their work exe-
cutes all state machines transactions of the same cycle in parallel using OpenMP tasks
scheduling. In their testing, the static schedulers give better results than dynamic with a
balanced workload. A dynamic scheduler was proposed using the past executions of the
same simulation during the verification process.
Ziyu et al. [67] propose a parallel simulation environment that consists of a large-scale
simulation platform called ArchSim, which provides tools to manage the partitioning and
the message exchange between partitions. The ArchSim (Figure 2.20) is composed of a
master node (called global server, GS), slave execute nodes (called local server agents,
LSA) and subsystems of modules (called entities). The execution nodes construct, man-
age and schedule the subsystems, composed of SystemC modules. The platform has a
communication infrastructure and a virtual time synchronization protocol to support a
large number of subsystems.
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Using ArchSim, the ArchSC has a modified version of SystemC scheduler. The environ-
ment encapsulate the signal communication between different subsystems (Figure 2.21a)
with TCP/IP packages (Figure 2.21b). The architect is responsible by to group the
modules into subsystems but is very important that a simulation is split up into many
subsystems.
Figure 2.20: The architecture of the ArchSim simulation platform [67]
(a) Original RTL Simulation (b) Parallel Simulation
Figure 2.21: A RTL platform to parallel simulation using ArchSC [67]
Nanjundappa et al. [68] propose SCGPSim, that includes a source-to-source translator
to transform RTL SystemC models to NVidia CUDA. The translator used a semantic-
preserving transformation to obtain the same behaviors from the original SystemC. The
system must follow a specific layout with one initial producer (called Stimulus) and one
final consumer (called Output) [69], very similar to a traditional pipeline.
The simulation source is parsed to generate an XML with Abstract Syntax Tree (AST)
of classes, members and functions (Figure 2.22a). Then, all SystemC related items are
extracted from AST, and the SC_MODULE/SC_THREADs are translated to one CUDA thread.
All CUDA threads execute at every simulation cycle, but when one thread does not
receive its sensitive signals, it early achieves the end of cycle barrier (Figure 2.22b). Each
CUDA thread stores, in local variables, all signals used. The synchronization between
multiple copies of the same signal occurs in all cycle end. Any write to standard output
is stored in an array and displayed at the end of simulation to reduce memory transfer
between CPU and GPU.
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(a) Design Flow (b) Parallel SystemC Kernel
Figure 2.22: SCGPSim [68]
Sinha et al. [70] expands the work of Nanjundappa et al. [68] to work with mixed-
abstraction (RTL and TLM) and execute in parallel across Central Processing Units
(CPUs) and Graphics Processing Units (GPUs). The SystemC processes are manually
identified as suitable or not for GPU execution. Then, each set of SystemC processes, CPU
and GPU-suitable, are compiled to their target architecture (Figure 2.23). All events are
managed by the main SystemC scheduler that uses a conservative approach. Reinforcing
this approach, Nanjundappa et al. [69] showed that a solution for GPUs exclusively could
suffer from branch divergence and there exists a mapping of SystemC processes that
performs better on GPUs.
Figure 2.23: Design flow overview of parallel GPU-CPU [70]
2.6.2 Dependency Analysis
Different from the last section, where works assume model hypothesis or require that
designers manually create critical sections, this section show works that automatically
prevent race conditions using static or dynamic dependency analysis of the model.
Vinco et al. [71] proposes SAGA, another SystemC implementation for GPUs executing
RTL models. Different from Nanjundappa et al. [68], they do not restrict the execution
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to pipeline simulations. SAGA treat all processes active in the same delta-cycles as
concurrent tasks but uses a static dependency graph to schedule. A dependency graph is
constructed based on the input and output signals of each SystemC process (Figure 2.24),
and so, it carries out the static schedule of processes. To reduce synchronizations, some
tasks can be duplicated on multiple execution threads.
Figure 2.24: SAGA methodology steps [71]
Chen et al. [72] analyses the SystemC threads to detect potential conflicts and relax
the global in-order event and timing update. The static analysis detects read-after-write
(RAW), write-after-read (WAR), and write-after-write (WAW) hazards on shared vari-
ables. In run-time, the extended kernel uses the analysis results to early run parallel
candidate threads that do not conflict. Each thread maintains a local timestamp and can
execute ahead of time of others running threads.
Reder et al. [73] use static and dynamic analysis to feed the parallel scheduler presented
by Roth et al. [64] and extended by Roth et al. [63] (Figure 2.25). Using LLVM, they
generate the AST and extract the SystemC specific information (processes and threads,
its static sensitivity list, and calls to scheduler) to the static abstract representation
(SAR). From SAR, they produce an extended version of the model introducing module
wrappers, helper routines and headers adaptions. For each module defined in model, a
module wrapper is created to abstract its localization to the others modules. The extended
model can be compiled using the SystemC reference or with the past proposed framework.
A new presented kernel implementation generate the dynamic abstract representation
(DAR) from the extended model. Finally, the partitions are extracted from DAR for use
by the parallel scheduler.
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Figure 2.25: Reder et al. [73] tool flow integrating static and dynamic model analysis.
2.6.3 Distributed Time / Relaxing Synchronizations
This section reviews the literature that explicitly shift from a global synchronized time
to a distributed time, or even relaxed timing. Both conservative and optimistic PDES
approaches are used reducing the requirement of a strong global synchronization.
Viaud et al. [74] show a model to apply a loosely conservative PDES to a collection of
SC_THREADs using TLM with its own timing extension. This approach achieves a speedup
of 50x versus the Bus Cycle Accurate (BCA) model of the same multi-core hardware
architecture. The accuracy of the solution is evaluated comparing the number of cycles of
the same event between the simulation using this approach and the reference BCA model
for TTY interruptions. For simulations with 1,000,000 cycles, the loss of the timing
accuracy was less than 800 cycles (10−3).
The component modules must use the proposed TLM with timing extension in a SC_-
THREAD. Threads represent the hardware components, each one with their local simulation
clock. No global simulation clock is defined, the local clocks advance together with the
communication between the modules.
Components can run until an upper time barrier, the look-ahead time, without any
synchronization. If a component requests a blocking operation, it is unscheduled and
waits for the answer. A poll of interruptions serialize the syscalls using the timing, and
accept any delay of pending interrupt request.
Mello et al. [75] proposes a modification to the SystemC kernel to improve performance
of simulators based on TLM-2.0 in SMP workstations. This work extends the work of
Viaud et al. [74] and proposes the TLM-DT, a typical conservative PDES that uses null
messages regularity to keep the simulation time advance. It adds a new coding style to two
SystemC timing accuracy options:Approximately Timed (AT) and Loosely Timed (LT).
In this new context, each SC_THREAD has its local time, and the centralized clock is unused.
The timing information and current local time is part of all message’s content. Only three
synchronization primitives are allowed: wait for events, and wait and notify delta events.
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The modules can not generate timed events, only delta, so the global SystemC clock never
advances
Figure 2.26a shows one example of this approach. A MPSoC with many clusters,
each one with initiators, targets and local interconnect modules. A global interconnection
module manages the communication between the clusters. Each module has at least one
SC_THREAD, initiators and targets use their SC_THREADs to request and answer respectively.
The interconnection modules should explicitly help the timing synchronization following
the conservative PDES algorithm.
Mello et al. [75] proposes, in same the work, the SystemC-SMP, a simulation engine
to take advantage of TLM-DT to parallelize modules using this approach in SMP work-
stations. This engine uses the gang-scheduling algorithm that group related neighbors
SC_THREADs on the same CPU, trying to minimize the communication between physical
CPUs. Each local scheduler is responsible for scheduling the SC_THREADs allocated to
the same CPU on this new kernel. Each local scheduler runs in one POSIX thread (Fig-
ure 2.26b), and the SC_THREADs are user-level threads (QuickThreads), from the reference
implementation.
SystemC-SMP also offers a manual mapping of the TLM-DT modules to SystemC-
SMP local schedulers trying to exploit the cache locality for communication. Pessoa
et al. [76] explores the locality characteristics for the SystemC-SMP with TLM-DT [75]
running simulated MPSoC. The best speedup is achieved in parallel simulations when the
local transactions represent more than 80%, which reduces the contention in the global
interconnect and increase the cache locality.
(a) A TLM-DT system example (b) Simulator Architecture
Figure 2.26: SystemC-SMP with TLM-DT modules [75]
Peeters et al. [77] present an approach for distributing simulators among cores in a
cluster using a hybrid synchronization policy, using MPI. Without modifing the SystemC
kernel, the work target the asynchronous communication between modules of a MPSoC
model. The functional consistency is preserved by the memory access and the temporal
consistency use explicit synchronization. Inspirited by Galiano et al. [19] and Mello et al.
[75], the work partitions the system model into clusters (Figure 2.27) and evaluate them
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in separate instances of the simulation kernel. The communication between clusters uses
wrappers that implement a MPI message passing as SystemC modules (Figure 2.28). Two
instances must synchronize when they have some dependence (data sharing, for example).
Thus, two components that do not have dependencies, do not need to synchronize with
each other until the explicit global synchronization that occurs at regular intervals in the
simulation.
(a) Non-distributed model example (b) Example model parted into clusters
Figure 2.27: Peeters et al. [77] example.
Figure 2.28: Peeters et al. [77] wrapper.
Jones [78] also describes an experiment executing a SoC simulation on SMP machines
using the clusters of modules on multiple kernel instances. However, each instance has
its own time and does not synchronize automaticaly with the others. An interface is
provided for coarse-grain and fine-grain timing constraints. The system partition is done
by explicitly declaring in each module’s constructor its affinity number. There are a
global synchronization that limits the time separation between any two scheduler, and
each local simulation can introduce more constraints. The local simulation receives an
explicit abstraction of atomic sections that explicit mutual exclusion of the used threads
library. Modules must specify a synchronization police to each transaction, from full
conservative to full optimize approach.
Sauer et al. [79] implements CoMix, an infrastructure to connect clusters of SystemC
modules in a loosely-timed simulation. Each cluster runs in one SystemC instance, but
different from other approaches, all modules from one cluster connect to same wrapper
component (Figure 2.29). The wrapper component uses a TCP/IP connection to every
other cluster that it exchanges messages. During initialization, all instances execute a
discovery protocol where the first is responsible to publish the IP and port of the others.
CoMix also implements the common global synchronization in regular intervals.
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Figure 2.29: Sauer et al. [79] CoMix manual partition.
Weinstock et al. [80] present SCope, a new SystemC kernel to exploit the inherent par-
allelism of multi-processors simulations using only blocking communication. The proposal
uses one dedicated thread for each simulated processor and implements a look-ahead mech-
anism to reduce synchronization between them. The look-ahead allows that each thread
executes a specified amount of time without synchronize. The partition is defined by
the affinity declared in each module, and inherited modules share the same affinity. New
primitives calls are introduced to notify events between partitions, and must be explicitly
called in module’s code. Weinstock et al. [81] extends this work and include the support
to exclusive memory access in simulated processors.
Weinstock et al. [82] modify the SCope to support two more simulation modes: de-
terministic and fast. The new modes dynamically adjust the delay parameter to satisfy
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the look-ahead constraints, which reduces the timing accuracy compared to sequential
simulation. The deterministic mode includes a timing error annotation when exchanging
messages, the requester uses this information to compensate the error in its simulation.
The fast mode uses Direct Memory Interface (DMI) between threads without proper
guarantee of memory access ordering.
Weinstock et al. [83] present SystemC-Link, a new approach different from their pre-
vious work but also limited to blocking communication. The new simulation framework
consists of segments interconnected with one-way communication channels. Each segment
has it own SystemC kernel and models, and a global controller manage the time advance
in all segments. To connect two segments, TLM sockets are connected using wrapper that
implements two communication using the shared memory.
Ventroux et al. [84] proposes SCale, a new parallel SystemC kernel, that require in-
strumentation of the standard SystemC model. The processes can use any communication
layer (TLM, IMC, global variables) using the proposed primitives to control the order-
ing errors. SCale simulations can produce global process ordering to guarantee future
deterministic execution repetitions. Similar to Peeters et al. [77], designers must define
the affinity of each process on module’s model. TLM communications are temporal de-
coupled and use global synchronization in regular time intervals. The proposed kernel
executes the evaluation of SC_THREADs in parallel (Figure 2.30) and, at end of the phase,
the kernel checks for ordering conflicts and sequentially evaluate possible immediate and
delta notifications.
Figure 2.30: SCale kernel diagram [84].
Funchal et al. [85] tried a different approach, discussed about the cooperative scheduler
of SystemC, and presented the jTLM a Java SystemC implementation with cooperative
and preemptive execution modes to use with SystemC TLM models. The preemptive
mode is non-reproducible because the host OS scheduler, and can expose not yet noticed
bugs on modules. Each SC_PROCESS run in one Java thread, managed by the OS scheduler,
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but allows the execution of only actions in the current simulated time.
Based on results of jTLM [85], Moy [4] present a C++ library that extends SystemC
Loosely Timed systems to exploit tasks with time duration. The new set of primitives
allows to designer the amount of simulation time to process a computation. The de-
signer must adapt the source code to use the new primitives and can not call wait()
or notify(), and shared variables between SC_THREADs may create race-conditions. The
duration information allows the modified scheduler to execute the computation in any
time from begin to end of the period. This ensure that the task has no dependency to
the rest of platform and can execute in parallel.
When the SystemC simulation call during(), it launches one system thread with
this computation. The SystemC main thread and the computation thread will join in
the end time of duration. All other modules follow their execution, and if the SystemC
reaches to end time of any executing thread, it must wait for the end of the computation.
For example, a simulation with two modules P and Q (Listing 2.10), each one with two
computations. The code gives the information to the simulator that Q1 is independent of
P1, but P2 is time dependent of Q1 (Figure 2.31).
1 extern void P1(), P2(), Q1(), Q2();
2 struct P : sc_module, sc_during {
3 void compute() {
4 during(sc_time(25, SC_MS), P1);
5 during(sc_time(12, SC_MS), P2);
6 }
7 SC_CTOR(P) { SC_THREAD(compute); }
8 };
9 struct Q : sc_module, sc_during {
10 void compute() {
11 wait(10, SC_MS);
12 during(sc_time(13, SC_MS), Q1);
13 during(sc_time(11, SC_MS), Q2);
14 }
15 SC_CTOR(Q) { SC_THREAD(compute); }
16 };
17 int sc_main(int, char **) {
18 P p("p");
19 Q q("q");
20 sc_start();
21 return 1;
22 }
Listing 2.10: Parallelism With Duration in SystemC [4]
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Figure 2.31: Execution of a Program with During Tasks [4]
2.6.4 Without SystemC
Not all simulations are restricted to the SystemC universe. Some works use the TLM
without using the SystemC standard, which gives great opportunities to optimize the
executable model but remove the compatibility with other SystemC modeling levels, as
the RTL. In another side, there are works on parallel simulations using others abstractions
and techniques. This section shows works that did not use the SystemC standard.
Radetzki et al. [86] present a adaptive modeling that allows dynamic change of the
abstraction used at the sequential simulation runtime. This work uses the bus arbitration
to decides when relax the time accuracy of TLM transactions. A specialized SystemC
port abstract the bus operations providing high level put and get operations to bus.
Salimi Khaligh et al. [87] developed a simulation kernel optimized for the accuracy
adaptive TLM [86]. This kernel exploits the natural coarse-grained concurrency of many
TLMs models removing the support to non-TLM models, there is not SystemC support.
The kernel allows the sequential or even the parallel simulation. In parallel behavior, each
manual partition executes its own kernel instance and one centralized global timestamp
is used to keep all partitions in same timestamp. The communication between partitions
uses MPI without specific changes in the code.
Khaligh et al. [88] extends their previous work, adding a dynamic load balancing to
their last concept but switching from MPI with multiple processes to a shared memory
(SHM) multi-thread implementation. The solution adopts the work share approach, where
one underutilized worker(LP) can steal jobs from others. The load balance occurs in
time synchronizations barriers, when no worker is running and avoid the requirement of
dedicated mutual exclusion.
2.6.5 Parallelization Review
The related works (Table 2.1) do not solve the problem of running many components,
not only cores, on full modern infrastructure with distributed multi-cores without need
sensible changes in source code. Some solutions were proposed to reduce the simulation
time, many of them modifying the SystemC kernel or requiring changes on component
models to support their solutions. Solutions that demand any modification in the models
require a strong set of regression tests to avoid new and unknown bugs included when
adopting it. Also, changes in kernel mean a project fork that produces a not fully studied
library.
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2.7 ESL and Simulators Parallelizations
Beyond the scope of this dissertation, the challenge of parallel simulation is not limited
to SystemC. This section covers other proposed solutions for parallel simulations. Many
of techniques here were already used with SystemC and presented in past sections.
Lungeanu et al. [89] implement a MPI PDES simulation of digital and analog compo-
nents using conservative, with and without look-ahead, and optimistic approach.
Matsuo et al. [90] present a distributed many-cores simulation using software Dis-
tributed Shared Memory (DSM) technique. One host simulate the memory model, this
instance is the responsible to ordering and timing. Each other host execute one processor
model with cache managed by the DSM.
Recent works reached expressive results using Pin [20] as core of their DBT multi-cores
simulators. This limit this approaches to use only Intel host and guest systems. Fu et al.
[23] present PriME, that uses MPI to communication between simulate cores. Although
PriME executes multiple guest processes and threads in a distributed solution, it requires
that multi-threads applications executes all threads in the same host to share the address
space.
Using TCP/IP, Miller et al. [15] present Graphite, including a shared simulated single
address space, a consistent OS interface with syscalls, and intercepting the threading
interface for multi-thread simulation. Carlson et al. [21] modified Graphite into new
framework, called Sniper. The main change was the interval simulation over the detailed
cycle-accurate from Graphite. The interval simulation abstract the core performance
without the tracking of individual instructions through the core’s pipeline stages.
Sanchez et al. [22] present ZSim a similar approach removing the distributed aspect
and using SHM. Each simulation period executes in two distinct phases: bound and
weave. The bound phase uses a barrier synchronization to parallel execute all guest
system partitions in cycles interval in random order. During the execution, this phase
stores all memory accesses to beyond private levels of cache hierarchy. The weave phase
execute an event-driven simulation of events traces from each domain in bound phase. The
synchronization is limited only to event dependency over domains, relying on path-altering
interference is rare in simulation of many cores using cache hierarchy to communication.
Chapter 3
Concurrent TLM-2.0
The TLM-2.0 standard defines a protocol to the transaction level simulation using asyn-
chronous message passing, with native support for models using memory-based buses, and
extensible to allow other models. Many software solutions use message passing for commu-
nication, and when these messages are asynchronous, they offer opportunities to improve
performance with parallel executions. A requester can send a message and concurrently
do some work until the answer arrives.
The fraction of execution time used by the SystemC kernel is around half regardless of
the number of simulated components [26]. To increase the parallelism and reduce global
time spent, simulations can be parted into multiple simulations containing only a subset
of the original components and providing a communication between them. Many of the
proposed works start with this same approach [3, 19, 59, 60, 74, 77], even works that
implement a new kernel [58, 63, 64, 67, 72, 71, 73, 75, 76, 78, 79, 80, 82, 83, 87, 88].
The requirements to adopt one of the related solutions include code changes, many
of them in SystemC or in modules source code. This chapter presents YAPSC, a code
annotation API to allow concurrent modules communication using asynchronous TLM-2.0
over distinct processes. The approach of YAPSC does not modify neither the SystemC
kernel nor the modules. The designer should use the YAPSC API to declare, initialize,
and connect modules.
Listing 3.1 shows the sc_main with elaboration and execution of a model composed
of one memory and one processor (Figure 3.1). The blank lines align the line numbers to
match with the Listing 3.2, a concurrent version of the same model (Figure 3.2) written
using YAPSC.
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Figure 3.1: TLM-2.0 communication between core and memory (Similar to Figure 2.7).
Figure 3.2: TLM-2.0 communication between core and memory with YAPSC executing
on 2 distinct domains.
In Listing 3.1, lines 8 and 16 declare and instantiate the processor and memory mod-
ules. The configuration of these modules is done in lines 9 and 17-20. At the end of
elaboration phase, the line 22 explicitly bind the processor’s initiator socket to the mem-
ory’s target socket. The simulation loop executes in line 25, and the possible errors are
detected and treated with lines 26-30 and 32-36, respectively.
The YAPSC changes in Listing 3.2 show the minimal API required:
YAPSC_INIT in line 4, initialize the library and detect the back-end and domain;
YAPSC_MODULE in line 7-12, limits a block to execution on specific domain of one module;
YAPSC_TARGET_SOCKET in line 11, register a target socket with a name;
YAPSC_INITIATOR_SOCKET in line 22, register an initiator socket to connect to a target
socket by module and socket name;
YAPSC_START in line 25, bind the local sockets and start the simulation;
YAPSC_FINALIZE in line 45, finalize the back-end structure.
The next sections describe the behavior of each one of these API calls and the YAPSC_-
PAYLOAD_EXTENSION call.
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1 int sc_main(int argc, char *argv[]) {
2 char **binary_argv = argv[1];
3
4
5
6 tlm_memory_nb *mem = new tlm_memory_nb("MEM", 0, MSIZE - 1);
7 load_elf(binary_argv[0], 4, false, mem);
8
9
10
11
12
13
14 mips *p = new mips("Core");
15 p->ISA.RB[29] = MSIZE;
16 p->ac_heap_ptr = ac_heap_ptr;
17 p->ac_start_addr = ac_start_addr;
18
19 p->init();
20
21 p->MEM.LOCAL_init_socket.bind(mem->socket);
22
23 try {
24 sc_start();
25 } catch (std::exception& e) {
26 SC_REPORT_WARNING(MSGID, e.what().c_str());
27 } catch (...) {
28 SC_REPORT_ERROR(MSGID,"Caught exception during simulation.");
29 }
30
31 if (not sc_end_of_simulation_invoked()) {
32 SC_REPORT_INFO(MSGID,"Stopped without explicit sc_stop()");
33 sc_stop();
34 return 1;
35 }
36
37 delete (p);
38 delete (mem);
39
40 return 0;
41 }
Listing 3.1: Processor and Memory using TLM-2.0
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1 int sc_main(int argc, char *argv[]) {
2 char **binary_argv = argv[1];
3 YAPSC_INIT(&argc, &argv);
4 sc_memory::tlm_memory_nb *mem = NULL;
5 YAPSC_MODULE("MEM") {
6 mem = new tlm_memory_nb("MEM", 0, MSIZE - 1);
7 load_elf(binary_argv[0], 4, false, mem);
8
9 YAPSC_TARGET_SOCKET("MEM", "socket", mem->socket);
10 }
11
12 mips *p = NULL;
13 YAPSC_MODULE("Core") {
14 p = new mips("Core");
15 p->ISA.RB[29] = MSIZE;
16 p->ac_heap_ptr = ac_heap_ptr;
17 p->ac_start_addr = ac_start_addr;
18
19 p->init();
20
21 YAPSC_INITIATOR_SOCKET(p->MEM.LOCAL_init_socket, "MEM", "socket");
22 }
23
24 YAPSC_START();
25
26
27
28
29
30
31
32
33
34
35
36
37 YAPSC_MODULE("Core"){ delete (p); }
38 YAPSC_MODULE("MEM"){ delete (mem); }
39 YAPSC_FINALIZE();
40 return 0;
41 }
Listing 3.2: Processor and Memory using TLM-2.0 with YAPSC API
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3.1 YAPSC_INIT
The YAPSC_INIT initialize the library following the signature used in MPI initialization
method. All YAPSC programs must contain a call to YAPSC_INIT, and this routine must
be called before any other YAPSC routine. YAPSC_INIT accepts references to the C/C++
argc and argv arguments to main, but neither modifies, interprets, nor distributes them.
YAPSC_INIT determines at run-time the back-end to connect the LPs of the par-
allel simulation using the environment variable YAPSC_DOMAIN. Where the content of
YAPSC_DOMAIN is a simplified version of Uniform Resource Identifier (URI) with the form
scheme:path[#fragment].
The scheme field consists of a sequence of case-insensitive characters beginning with a
letter and followed by any combination of letters, digits, period, or hyphen. The scheme
defines the back-end to be used, and the accepted values are shm, tcp, unix, and mpi
defining the SHM, TCP/IP, UDS, and the MPI back-ends, respectively.
The path field is the identification name of the parallel simulation and must follow
the scheme required syntax. The path is used by the back-end to connect all execution
domains, except by MPI back-end that has its own isolation. In this case, the name is
only for logging reasons and can be suppressed.
The fragment field is the domain number and it is required for all schemes except for
MPI back-end that includes an automatic instance numbering and ignores the fragment
value. The zero value of fragment represents the controller domain execution and does
not start the SystemC scheduler.
If there is not a valid value for YAPSC_DOMAIN, either defined using with the envi-
ronment variable or automatically detected value, concurrent execution is disabled and
executes a sequential SystemC simulation with all components.
3.1.1 Domains
All the proposed back-ends consists of a PDES with one controller and many LPs exe-
cuting their own instance of the SystemC kernel. They are identified by a unique non-
negative integer from zero, where the zero represents the controller, and the following
numbers represents the worker domains.
Each YAPSC worker domain registers its location to the controller and, when required,
should consult it to discover the location of other domains. Each LP consists of a SystemC
kernel plus a defined amount of SC_MODULEs, a subset from original simulation. The
SystemC kernel registers all modules initialization, so foreign modules should not initialize.
The early domain specialization allows that LP execution only initializes the domain
specific SC_MODULEs.
After connection to the controller, each LP query their native SC_MODULEs list and
only these modules are instantiated and initialized.
3.1.2 Controller
The controller, represented by domain number zero, is the non-SystemC domain that
manages any centralized resources and is the simulation name solver. In all back-ends,
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LPs should wait the controller finish its initialization to connect to it and only then register
themselves. The elaboration phase only starts when each worker gets their SC_MODULEs
native list from the controller.
The controller messages (Listing 3.3) are serialized into a binary wire format which is
compact, endianness-safe, forward- and backward-compatible using protobuf library.
1 package yapsc;
2
3 message Message {
4 enum MessageType {
5 SYSCALL = 0;
6 BARRIER = 1;
7 DOMAIN_REGISTRY = 2;
8 TARGET_SOCKET_REGISTRY = 11;
9 TARGET_SOCKET_QUERY = 12;
10 END = 15;
11 }
12 MessageType type = 1;
13 uint32 Domain = 2;
14 int32 Status = 3;
15 string SocketName = 4;
16 string Address = 5;
17 uint32 Port = 6;
18 repeated string Names = 14;
19 Syscall Syscall = 15;
20 }
Listing 3.3: Controller Message Description
The controller starts loading the list of modules and their respective domain’s number,
the partitions of all SC_MODULEs. After initialize the back-end with the specific require-
ments.
The simulation name (path field in YAPSC_DOMAIN variable) is directly used to call SHM
and UDS open routines from OS. While TCP/IP back-end adopts a similar approach as
Sauer et al. [79] to share and detect the addresses and ports of controller and workers
processes publishing the simulation name. The controller domain uses multicast Domain
Name System (mDNS) to broadcast its YAPSC TCP/IP address and port with the defined
identification name. The LPs must connect, register themselves and consult another LPs’s
address and ports using the controller.
The controller also is the barrier to start and end the simulation. All LPs should
wait that all local and remote sockets are bound to all domains. The end of simulation
occurs when any LP leaves the simulation loop, and the remaining LPs are notified by
the controller..
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3.1.3 Partitioning
In YAPSC, the modules are always described by their unique names. The SystemC kernel
emits a warning when two or more modules share the same name, which is forbidden in
YAPSC. Each LP load the list of their modules from controller, and they will instantiate,
initialize, and execute only these modules.
Ezudheen et al. [24] showed that although the automatic grouping is common prefer-
able, the manual partition shows considerable improvement in speedup over other tech-
niques. The partition of SC_MODULEs in YAPSC is specified in partition.yapsc file, that
can be written manually or using an automatic tool. Partition separated from source code
allows designers to explicitly use their knowledge of the entire simulated system in a man-
ual partition, without the need to modify the module’s code like related works presented
in the previous chapter [91, 84, 80, 82, 81, 83]. Each declared module receives a non-zero
domain number that indicates their domain.
For example, a simple 2×2 mesh with NoC (Figure 3.3) can be modeled using three
cores and one memory. All requests are routed by router modules to the target: memory,
if it is an incomplete request, or the requester core, if a completed one.
Considering the example of Figure 3.3, where all modules execute in the same process
using the sequential SystemC, the simulation can be split in concurrent processes by tiles
(Figure 3.4) or by NoC and their components (Figure 3.5). Using the description files in
Codes 3.4 and 3.5, respectively.
1 PU_A 1
2 PU_B 2
3 MEM 3
4 PU_D 4
5 Router_A 1
6 Router_B 2
7 Router_C 3
8 Router_D 4
Listing 3.4: Partition description file to Figure 3.4
1 PU_A 1
2 PU_B 2
3 MEM 3
4 PU_D 4
5 Router_A 5
6 Router_B 5
7 Router_C 5
8 Router_D 5
Listing 3.5: Partition description file to Figure 3.5
CHAPTER 3. CONCURRENT TLM-2.0 73
Figure 3.3: Diagram of 2×2 NoC example
Figure 3.4: 2×2 NoC example divided by tiles
Figure 3.5: 2×2 NoC example divided by components
3.2 YAPSC_MODULE
The domains should only instantiate and initialize their native SC_MODULEs. The YAPSC_-
MODULE describes a code block where a module can be safely instantiated and initialized.
YAPSC ignores the code related to foreign YAPSC_MODULEs. So, the same code contains
the initialization of all modules, but only executes the initialization of the modules to the
current domain.
In end of YAPSC_INIT the domain execution receives the list of its native SC_MODULEs.
Any call to YAPSC_MODULE with a different module name is skipped.
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3.3 YAPSC_TARGET_SOCKET
TLM-2.0 standard defines that all sockets should be bound at the end of elaboration.
YAPSC postpones the bind phase to the end of elaboration, just before the call of sc_-
start. All TLM-2.0 target socket receive a unique identification pair composed of the
module’s name and one socket name.
The back-end does not need to register all target socket names in the controller. Only
the target sockets without a local binding are exported and published to the controller.
3.4 YAPSC_INITIATOR_SOCKET
The initiator socket bind is commonly executed during the socket’s module initialization.
Using the named target sockets, the initiator socket only indicates the module and socket
names of the target socket. The identification pair of the target can be already defined
locally, future defined locally, or a foreign target socket.
The postponed bind phase allows designers to write better-organized code without
following any precedence order based on socket connections. In the bind phase, YAPSC
search all indicated target sockets locally before querying the controller for the location
of a foreign target socket.
3.5 YAPSC_START
The start of the simulation kernel includes many exception checkers to detect if the sim-
ulation run correctly until call the explicit end. YAPSC reduces the required code used
to launch the simulation and includes a binding phase before call sc_start and manage
the end of simulation.
The bind phase is the last part of the elaboration phase in YAPSC. In this phase,
all named bind are processed and if connected to foreign sockets, they use the required
communication wrappers.
First, YAPSC tries to bind all initiator sockets with the registered target’s module
and socket names. If the target’s module name is not in the native SC_MODULEs list, this
initiator socket is skipped. The initiator and target sockets of the same domain are bound
with TLM-2.0 defined routine using the registered object references.
All target sockets that are not bound in early step receive a YAPSC remote wrapper
module (RW) specialized to the current back-end. Every RW is registered and published
in the controller using the messages defined in the previous sections.
After that, each missing initiator socket is bound to a YAPSC proxy wrapper module
(PW) with the target’s socket identification. The PWs queries the controller for the
connection information of the respective target socket and connects to it using the specific
back-end connection.
All LPs wait for the controller barrier to ensure that all local bindings and wrapper
connections are made. After the barrier, YAPSC call sc_start marking the end of
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elaboration and start of simulation phase. Whenever an exit of the simulation kernel is
detected, and the controller is notified to finish all others LPs.
3.5.1 TLM-2.0 Wrapers
YAPSC uses SC_MODULE wrappers to bind the TLM-2.0 sockets that connect with external
domains. Two wrappers are proposed following the name definition from Peeters et al. [77]
(Figure 3.6), named as YAPSC proxy wrapper module (PW) and YAPSC remote wrapper
module (RW). Different from Peeters et al. [77], the MPI middleware was replaced by
the run-time back-end selection. Moreover, for each supported back-end, a specialized
implementation of both wrappers are provided.
Figure 3.6: Peeters et al. [77] wrappers (Same of Figure 2.28).
Figure 3.7: YAPSC wrappers (Same of Figure 3.2).
The PW mimics the behavior of one generic target as if the target was directly con-
nected to the initiator. The RW forwards the payload to the target module on a different
domain and does the inverse process with the response payloads. Both wrappers are
implemented as SC_MODULEs and only dispatch a transaction in their evaluation phase of
SystemC simulation.
All RW receive the identification pair of the wrapped target socket, and the same
pair is their identification to be discovered by the PW using the controller. The RW is
responsible by starting the server in the socket based back-ends and register the system
socket in the controller. PWs must wait for their connected RWs, connect to it and notify
the controller the success full connection.
The back-end connection between the wrappers must implement a bidirectional com-
munication, both PW and RW should send and receive payloads. PWs send an uncom-
pleted payloads to RW, and expect to receive completed payloads from connected RW.
A bidirectional TLM-2.0 connection requires two pairs of initiator and target sockets,
as seen in the example of Figure 3.3. Each pair of initiator and target sockets in different
domains should receive the respective pair of wrappers. Figure 3.8 shows the connection
using YAPSC wrappers on top routers from the example of Figure 3.4.
CHAPTER 3. CONCURRENT TLM-2.0 76
Figure 3.8: YAPSC connection of the top routers of example with 2×2 NoC (Figure 3.4)
3.5.2 Payload Managing
In usual SystemC TLM-2.0 simulations, the communication between SC_MODULEs uses
DMI to transmit the payload reference. A payload is an object with the request informa-
tion, but it does not contain all information directly: the data is narrowed with a pointer
to the process’s memory, and any extension is a referenced object (Figure 3.9). DMI
requires that all SC_MODULEs that access the payload data must share the same memory
address space, commonly the entire memory of a process. However, when the simula-
tion is split into distinct processes, the payload object and all referenced content (data
and payload extensions) need to migrate over domains. YAPSC avoids memory leaks and
ensures that payload seen by each simulated SC_MODULE is valid ever in a different domain.
Figure 3.9: Diagram of TLM payload with YAPSC extension (Similar to Figure 2.6)
All payloads are created as incomplete requests by one SC_MODULE, are processed
by at least one another module and returns to the initial module. So, the life cycle
of one payload starts and ends in the same SC_MODULE, and this module allocates and
frees the payload object’s memory. YAPSC keep the payloads allocated in their original
domains, the creator module can not receive a different payload object as an answer of
its requirement. Domains processing a foreign payload need to keep a copy of the original
payload with any fixed memory pointer and a custom YAPSC foreign extension. The
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extension contains the information to detect the native domain and recovery the original
payload object. The domain identification integer and the original payload pointer go
along with the payload for all domains transfer.
When one payload is leaving its native domain, the PWmodule serializes and transmits
the payload over the back-end channel with the current domain identification and the
payload pointer attached. The receiver RW creates the copy of the payload from the
decoded message allocating temporary memory with the length and any payload extension
as well. Also, RWmust create and attach an extension with the native domain information
to the payload.
The presence of the YAPSC extension shows that a payload is not native to the current
domain, and the information should propagate until the return to the original domain.
Foreign payloads are freed by wrapper module when leaving the current domain. If the
received message has the same identification of the current domain, the wrapper uses the
original payload reference to access the already existent payload and then update their
values without allocating more memory data. The payload in its native domain will not
have the YAPSC extension.
Completed payloads follow the backward direction, from target to initiator sockets.
The behavior of RW in backward is similar to PW in the forward direction. It should
delete the temporary copy of the transitional payload.
In the example of Figure 3.6, the core module created a payload with a memory
read request, including a pointer to the place where the requested data must be copied.
The SC_MODULE sends the payload reference to the connected target socket, without any
differentiation between the PW and the memory module. PW first detects that the
payload is native to this domain and annotates it with the current domain Identifier (ID)
and the pointer to the payload in this memory space. The payload is serialized and
transmitted using the backend.
RW receives the serialized message, detects that it is a foreign payload and allocates a
temporary payload copy from the original, but all with pointers replaced to local memory
and with the YAPSC extension holding the original domain ID and payload pointer. After
creating the transitional payload, RW calls the target socket in the memory module with
the new payload. The memory will copy the requested memory region to the memory
pointed by the foreign payload and change the response status to TLM_OK_RESPONSE.
The completed transitional payload with the answer is transferred to the backward
method in RW’s initiator socket. RW recognizes that payload is not a native one, and
delete it after successful serialization and transmission to PW. Received by PW, the
returning to its domain payload does not create another object. Instead, the wrapper
uses the original payload reference to update the object already created by core module
including the memory pointed to it. The core module receives an updated payload with its
requested completed as expected in sequential simulation directly from memory module.
3.5.3 Serialization
The communication between processes requires an IPC to transmit the data. The neces-
sity of one serialization process is intrinsic to back-end implementation. Except by SHM,
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the others (MPI,UDS, and TCP/IP) need a serialization.
YAPSC use protobuf as default serialization to its back-ends into a binary wire
format which is compact, endianness-safe, version forward- and backward-compatible.
The library uses the same serialization for payloads and controller communication (Sec-
tion 3.1.2).
The payload message (Listing 3.6) supports all attributes implemented by the generic
payload defined in reference SystemC implementation. Many of them are not used in all
simulations and are not transmitted to reduce the communication data.
1 package yapsc;
2
3 message Payload {
4 int32 Command = 1;
5 int32 ResponseStatus = 2;
6 uint64 Address = 3;
7
8 uint64 StreamingWidth = 11;
9 bool DMIAllowed = 12;
10 int32 GPOption = 13;
11
12 message Memory {
13 uint64 Address = 1;
14 bytes Data = 2;
15 uint64 Length = 3;
16 }
17 Memory Data = 4;
18 Memory ByteEnable = 5;
19
20 message Extension {
21 int64 ID = 1;
22 bytes Content = 2;
23 }
24 repeated Extension Extensions = 15;
25
26 int32 Domain = 14;
27 uint64 Pointer = 15;
28 }
Listing 3.6: Payload Message Description
YAPSC does not expect or even supports subclasses of generic payload. Designers must
use payload extensions to add custom information to their TLM-2.0 message exchanges.
YAPSC will check for all registered payload extensions to include them into serialized
message.
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3.5.4 Syscalls
Simulations can expose their OS to guest systems; this is the case of simulations using
ArchC. The simulated cores execute guest software that interacts with the host system,
the filesystem. All syscalls must effectively execute on the same process to share the
same OS process environment. For example, a file descriptor from open syscall must be
consistent in all domains of the simulation for read, write, lseek, and close syscalls.
YAPSC adopts a synchronization of all syscalls through the controller domain. Back
to Section 3.1.2, controller messages (Listing 3.3) already defined the type for syscall
execution and the optional field with the arguments of the syscall. All guest syscall events
must call the yapsc_sys syscall wrapper routines to synchronously execute them in the
controller. The syscall messages encapsulate the syscall and the return using protobuf
(Listing 3.7).
1 package yapsc;
2
3 message Syscall {
4 enum SyscallType {
5 UNDEFINED = 0;
6 EXIT = 1;
7 CREATE = 8;
8 OPEN = 5;
9 CLOSE = 6;
10 READ = 3;
11 WRITE = 4;
12 LSEEK = 19;
13 ISATTY = 1000;
14 SBRK = 1001;
15 }
16 SyscallType type = 1;
17 int32 FileDescriptor = 2;
18 bytes Buffer = 3;
19 string FilePath = 4;
20 int32 Flags = 5;
21 int32 Mode = 6;
22 int32 Offset = 7;
23 }
Listing 3.7: Syscall Message Description: included in Listing 3.3
This support requires explicit code changes to modules to adopt YAPSC syscall wrap-
per functions. The designer that want use the host’s syscalls need replace the call to the
standard functions by the YAPSC’s versions of these functions (e.g. replace the call to
write by yapsc_syscall_write). However, none of the related works show any support
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to syscalls execution on guest simulations executing in multiple processes.
3.5.5 End of Simulation
On sequential SystemC simulations, any SC_MODULE can request the end of simulation
in their SC_PROCESSes. This request makes SystemC leave its kernel’s simulation loop.
However, to globally execute many instances of SystemC requires the management of
start and end of simulation. One LP can not stop the simulation without notifying the
others to finish the simulation.
YAPSC control the execution of sc_start to ensure the barrier before the start and
the monitoring of end status. When detected, the end of simulation is notified to controller
with the reason information. The controller domain notifies all domains to abort their
simulations for the same reason. The controller only exits its execution after all LPs finish
their executions.
In the case of exit syscall on ArchC simulations, the controller domain is early notified
by syscall about the end of simulation. This force all simulations, including the caller, to
finish their simulations. No answer is sent in this case.
A disconnection between domains is also a valid reason to end the simulation by error.
When detected by one back-end, PW or RW must notify the controller to abort the
simulation.
3.6 YAPSC_FINALIZE
YAPSC_FINALIZE finalize the library following the signature used in MPI finalization
method. This routine cleans up all YAPSC configuration, free allocated YAPSC ob-
jects in memory, and close all remain connections. Once this routine is called, no YAPSC
routine (not even YAPSC_INIT) can be called.
3.7 YAPSC_PAYLOAD_EXTENSION
SystemC gives an integer identification for each payload extensions declared in source
code. Each payload accepts one instance of each extension and maps then by this ID.
One example of an extension is the routing information on NoC, containing the position
of origin and target in mesh network. The extension can or can not be relevant to all
foreign modules. However, it can also be added in another domain to one transitional
payload.
YAPSC_PAYLOAD_EXTENSION registers the payload typeusing the required methods to
encode and decode to byte stream. It does not require use protobuf, the designer can use
any desired method to convert the custom extension into and from the byte stream. The
decoder function also can receive an original extension reference to update the changed
values instead of creating another object’s instance.
YAPSC will, at serialization step, verify if the payload has any of the known extensions.
All known extensions of one payload are propagated, including the extensions added to
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temporary payloads outside from their domains.
3.8 Sequential SystemC
YAPSC offers support to compile and execute a simulation code without YAPSC. Allow-
ing the simulation behavior to be compared to the sequential execution. Moreover, one
YAPSC simulation always has a fallback execution without requiring installing another
library than SystemC.
The main header of YAPSC can be copied to simulation source code and this header
translates the proposed API to traditional SystemC when the YAPSC installation is not
found. So, any simulation using YAPSC is essentially a SystemC simulation with helper
methods, like code annotation, to bind sockets by names.
YAPSC_INIT declares and initializes two hash maps to index initiator and target sockets
by the name. All blocks delimited with YAPSC_MODULE are executed, and the calls to
YAPSC_INITIATOR_SOCKET and YAPSC_TARGET_SOCKET only store the socket to the hash
maps. Finally, YAPSC_START binds the sockets in the two hash maps and call sc_start.
YAPSC_PAYLOAD_EXTENSION and YAPSC_FINALIZE methods are ignored in the sequential
execution.
Chapter 4
Experiments
This chapter describes the experiments conducted to the wrapper modules and the YAPSC
functionalities, presenting their respective results. The Section 4.1 shows the implemented
wrappers using three different IPCs over the traditional SystemC communication. The
Section 4.2 demonstrates the functionality of YAPSC running a processor and memory
model using ArchC.
4.1 Characterization
The main key to split the simulation in multiple processes is the communication. In
the traditional serial simulation, a SystemC module communicates passing the payload
object by a method call. The inclusion of two modules between the initiator and the
target will, at least, triplicate the latency of communication in each direction: initiator
to first module, first to second module, and second to target module. It is expected an
even higher overhead when adding the process of serialization and IPC.
Figure 4.1: Producer-Consumer simulation (Similar to Figure 3.7).
All latency experiments use the same synthetic modules, one consumer module and
two implementations of producer modules. The first producer (Listing 4.2) waits for an
answer from the previous request before sending another payload request. Payloads re-
ceived in nb_transport_bw notify the event transaction_done to allow the module to
send another payload. The second producer (Listing 4.1) explore the asynchronous com-
munication and removes the transaction_done, so it sends one payload request on each
simulation time without waiting the answers. The consumer module (Listing 4.1) verifies
the content of received payloads and changes the payload response status to answered.
The simulation finishes when the producer receives all replies.
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1 SC_MODULE(consumer) {
2 consumer(sc_core::sc_module_name module_name, unsigned int recv);
3 ~consumer();
4 tlm_utils::simple_target_socket<consumer> tsocket;
5 tlm::tlm_sync_enum nb_transport_fw(tlm::tlm_generic_payload &p,
6 tlm::tlm_phase &P,
7 sc_core::sc_time &d);
8 tlm_utils::peq_with_get<tlm::tlm_generic_payload> peq;
9 void proc();
10 };
Listing 4.1: Consumer module
1 SC_MODULE(producer) {
2 producer(sc_core::sc_module_name module_name, unsigned int send);
3 ~producer();
4 tlm_utils::simple_initiator_socket<producer> isocket;
5 tlm::tlm_sync_enum nb_transport_bw(tlm::tlm_generic_payload &p,
6 tlm::tlm_phase &P,
7 sc_core::sc_time &d);
8 tlm_utils::peq_with_get<tlm::tlm_generic_payload> peq;
9 sc_core::sc_event transaction_done;
10 void proc();
11 };
Listing 4.2: Producer module with sc_event
1 SC_MODULE(producer) {
2 producer(sc_core::sc_module_name module_name, unsigned int send);
3 ~producer();
4 tlm_utils::simple_initiator_socket<producer> isocket;
5 tlm::tlm_sync_enum nb_transport_bw(tlm::tlm_generic_payload &p,
6 tlm::tlm_phase &P,
7 sc_core::sc_time &d);
8 tlm_utils::peq_with_get<tlm::tlm_generic_payload> peq;
9 void proc();
10 };
Listing 4.3: Producer module without sc_event
The latency experiments do not use the YAPSC annotations. So no controller is
created to manage the simulation, reducing the time spend with YAPSC control routines.
The code of SystemC (Listing 4.4), UDS (Listing 4.5), MPI (Listing 4.6) and TCP/IP
(Listing 4.7) experiments are very similar but exploit their internal implementation.
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1 int sc_main(int argc, char *argv[]) {
2 int REPT;
3 srand(time(NULL));
4 REPT = 1000 + rand() % 1000000;
5
6
7
8
9
10
11
12
13 consumer *c; producer *p;
14
15 {
16 c = new consumer("consumer", REPT);
17
18
19
20
21 } {
22 p = new producer("producer", REPT);
23
24
25
26
27 p->isocket.bind(c->tsocket);
28 }
29
30 sc_start();
31 {
32
33 delete (c);
34
35 } {
36 delete (p);
37
38 }
39
40
41 return 0;
42 }
Listing 4.4: Latency experiment: SystemC, standard back-end
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1 int sc_main(int argc, char *argv[]) {
2 int REPT;
3 srand(time(NULL));
4 REPT = 1000 + rand() % 1000000;
5
6 char name[32];
7 gen_random(name, 31);
8
9 pid_t pid = fork();
10 pid = !!pid;
11
12 yapsc::proxy_uds *PW; yapsc::remote_uds *RW;
13 consumer *c; producer *p;
14
15 if (pid) {
16 c = new consumer("consumer", REPT);
17
18 RW = new yapsc::remote_uds("RW", name);
19 RW->isocket.bind(c->tsocket);
20
21 } else {
22 p = new producer("producer", REPT);
23
24
25
26 PW = new yapsc::proxy_uds("PW", name);
27 p->isocket.bind(PW->tsocket);
28 }
29
30 sc_start();
31 if (pid) {
32
33 delete (c);
34 delete (RW);
35 } else {
36 delete (p);
37 delete (PW);
38 }
39
40 google::protobuf::ShutdownProtobufLibrary();
41 return 0;
42 }
Listing 4.5: Latency experiment: UDS back-end
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1 int sc_main(int argc, char *argv[]) {
2 int REPT;
3 srand(time(NULL));
4 REPT = 1000 + rand() % 1000000;
5
6 int ret, my_rank, comm_sz, tag;
7 MPI_Init(&argc, &argv);
8 MPI_Comm_rank(MPI_COMM_WORLD, &my_rank);
9 MPI_Comm_size(MPI_COMM_WORLD, &comm_sz);
10 tag = 133;
11
12 yapsc::proxy_mpi *PW; yapsc::remote_mpi *RW;
13 consumer *c; producer *p;
14
15 if (!my_rank) {
16 c = new consumer("consumer", REPT);
17
18 RW = new yapsc::remote_mpi("RW", MPI_COMM_WORLD, tag);
19 RW->isocket.bind(c->tsocket);
20
21 } else {
22 p = new producer("producer", REPT);
23
24
25
26 PW = new yapsc::proxy_mpi("PW", MPI_COMM_WORLD, tag+1, 1, tag);
27 p->isocket.bind(PW->tsocket);
28 }
29
30 sc_start();
31 if (!my_rank) {
32
33 delete (c);
34 delete (RW);
35 } else {
36 delete (p);
37 delete (PW);
38 }
39 MPI_Finalize();
40 google::protobuf::ShutdownProtobufLibrary();
41 return 0;
42 }
Listing 4.6: Latency experiment: MPI back-end
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1 int sc_main(int argc, char *argv[]) {
2 int REPT;
3 srand(time(NULL));
4 REPT = 1000 + rand() % 1000000;
5
6 char name[32];
7 gen_random(name, 31);
8
9 pid_t pid = fork();
10 pid = !!pid;
11
12 yapsc::proxy_tcp *PW; yapsc::remote_tcp *RW;
13 consumer *c; producer *p;
14
15 if (pid) {
16 c = new consumer("consumer", REPT);
17
18 RW = new yapsc::remote_tcp("RW");
19 RW->isocket.bind(c->tsocket);
20 yapsc::tcp_zeroconf_publish_init(name, RW->port_get());
21 } else {
22 p = new producer("producer", REPT);
23
24 int port = 0; char address[64];
25 yapsc::tcp_zeroconf_discover(name, address, &port);
26 PW = new yapsc::proxy_tcp("PW", address, port);
27 p->isocket.bind(PW->tsocket);
28 }
29
30 sc_start();
31 if (pid) {
32 yapsc::tcp_zeroconf_publish_shutdown();
33 delete (c);
34 delete (RW);
35 } else {
36 delete (p);
37 delete (PW);
38 }
39
40 google::protobuf::ShutdownProtobufLibrary();
41 return 0;
42 }
Listing 4.7: Latency experiment: TCP back-end
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The first set of experiments send one payload and wait for the answer before send-
ing another one. Sending only one payload per time is the current behavior of ArchC
processors and common to many TLM-2.0 models. This set measures the latency of
communication discarding any buffer in the middle. When supported, the back-ends are
executed both in local and remote behaviors.
1e−06
1e−04
SystemC UDS MPI MPI remote TCP TCP remote
Figure 4.2: Latency (seconds) waiting payload answer
Table 4.1: Localhost latency (seconds) waiting payload answer
Type Instance Repetitions Latency (s) Std Derivation
local SystemC 141 1.07e−06 1.92e−07
local UDS 140 1.32e−05 1.10e−06
local MPI 143 1.23e−05 1.13e−06
remote MPI 35 1.90e−04 5.17e−06
local TCP 141 2.24e−05 1.10e−06
remote TCP 51 1.74e−04 5.14e−06
Table 4.1 shows that payload exchange using the IPC back-ends in localhost is around
11× slower than SystemC. Executing locally, the MPI uses an internal SHM implemen-
tation and exceeds the UDS. While the TCP/IP does not show a similar loopback opti-
mization to Sun’s UltraSPARC in [53].
Communicating over two different machines on gigabit ethernet, the MPI and TCP/IP
back-ends are around 163× slower than SystemC, around 15× slower than local IPCs,
and around 8× slower than loopback TCP/IP.
This experiment agrees with the results of Mello et al. [75], where the bests results is
achieve when the local communication represents more than 80% of the total processing
time. The communication over domain is slow and the simulations should use cache
structures to minimize the communication with other domains.
The second set of experiments explores the asynchronous communication, while the
first wait each reply, this send all requests and process the replies when they arrive. For
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example, a processor cache module can request cache lines before needing them.
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Figure 4.3: Latency (seconds) without wait payload answer
Table 4.2: Latency (seconds) without wait payload answer
Type Instance N Latency (s) Std Derivation
local SystemC 143 1.09e−06 1.00e−07
local UDS 141 8.16e−06 9.50e−07
local MPI 169 1.19e−05 2.01e−06
remote MPI 23 1.54e−05 4.07e−06
local TCP 141 1.27e−05 8.89e−07
remote TCP 290 1.05e−05 8.45e−07
Table 4.2 shows the mean latency of a complete communication between the producer
and consumer. With the asynchronous behavior, SystemC spends the same amount of
time while all IPC back-end consistently reduced communication time.
The asynchronous local communication is around 8× slower than SystemC. The con-
tentions policies of TCP/IP on asynchronous remote connection reduces the slowdown
compared to SystemC. However, MPI shows a higher overhead with asynchronous mes-
sages than others back-ends beacause its abstraction layer over the raw IPCs.
4.2 Exploration
This section shows a processor-memory simulation written with YAPSC. Exploring the
existence or not of cache and YAPSC back-ends. The simulation with guest software uses
the syscall executions of YAPSC.
The processor-memory model (Listing 4.9) was executed using a MIPS ArchC pro-
cessor in two versions, with and without cache. In each configuration, the model was
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experimented with two LPs domains (Listing 4.8) and using the YAPSC back-ends. The
reference for each experiment is the simulation with the sequential SystemC with YAPSC.
Figure 4.4: YAPSC simulation of processor and memory in 2 domains (Similar to Fig-
ure 3.2).
1 Core 1
2 MEM 2
Listing 4.8: Partition description file to Figure 4.4
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1 int sc_main(int argc, char *argv[]) {
2 char **binary_argv = &(argv[1]);
3 YAPSC_INIT(&argc, &argv);
4 sc_memory::tlm_memory_nb *mem = NULL;
5 YAPSC_MODULE("MEM") {
6 mem = new tlm_memory_nb("MEM", 0, MEM_SIZE - 1);
7 load_elf(binary_argv[0], 4, false, mem);
8
9 YAPSC_TARGET_SOCKET("MEM", "socket", mem->socket);
10 }
11
12 mips *p = NULL;
13 YAPSC_MODULE("Core") {
14 p = new mips("Core");
15 p->ISA.RB[29] = MEM_SIZE;
16 p->ac_heap_ptr = ac_heap_ptr;
17 p->ac_start_addr = ac_start_addr;
18 yapsc_syscall_sbrk(p->ac_heap_ptr);
19 p->init();
20
21 YAPSC_INITIATOR_SOCKET(p->MEM.LOCAL_init_socket, "MEM", "socket");
22 }
23
24 YAPSC_START();
25
26
27
28
29
30
31
32
33
34
35
36
37 YAPSC_MODULE("Core") { delete (p); }
38 YAPSC_MODULE("MEM") { delete (mem); }
39 YAPSC_FINALIZE();
40 return 0;
41 }
Listing 4.9: YAPSC simulation of processor and memory
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The results use exit and helloworld synthetic benchmarks. exit is a simple main
that only start and return success, to measure the start and end process of one simulation,
including the exit syscall. helloworld is similar to exit but includes a write syscall
to standard output. The remaining benchmarks are members of MiBench [92] and of
MPSoCBench [93].
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Figure 4.5: YAPSC simulation time (seconds) of processor without cache
Table 4.3: YAPSC simulation time (seconds) of processor without cache
Benchmark SystemC UDS MPI MPIremote TCP
TCP
remote
exit 3.54e−04 1.46e−03 9.26e−04 7.41e−03 1.88e−03 6.46e−03
helloworld 2.24e−03 5.17e−02 3.88e−02 5.60e−01 7.08e−02 4.73e−01
stringsearch 1.14e−01 3.16e+00 3.61e+00 4.85e+01 6.01e+00 3.90e+01
qsort 8.46e+00 2.40e+02 2.73e+02 3.66e+03 4.56e+02 3.21e+03
The impact of YAPSC communication back-ends on processor simulation, Table 4.3,
is compatible with the characterization seen in Section 4.1 for the waiting behavior. De-
scribed early, ArchC processors use TLM-2.0 as blocking communication. When the
processor needs a memory value, it requests the value and waits for the answer. Real
processors can request the memory value from memory hierarchy stages before using it.
The important aspect of these experiments is the communication cost. Adopting
caches, as real processors reduce their communication latency, will cut out redundant
communication between processors and memory modules. Next experiment explores the
same benchmarks executing on processors with embedded instruction and data caches.
The purpose is not to have a calibrated cache to MIPS processor or benchmarks, only to
explore the impact of the reduction of message exchanging.
The cache inclusion on processor models reduces the overall communication cost (Ta-
ble 4.4), including the TLM-2.0 communication of SystemC back-end. The ArchC cache
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Figure 4.6: YAPSC simulation time (seconds) of processor with cache
Table 4.4: YAPSC simulation time (seconds) of processor with cache
Benchmark SystemC UDS MPI MPIremote TCP
TCP
remote
exit 2.40e−04 8.98e−04 1.18e−03 1.15e−02 1.24e−03 1.37e−02
helloworld 1.42e−03 3.97e−02 3.95e−02 4.69e−01 8.25e−02 4.07e−01
stringsearch 7.01e−02 7.45e−01 1.38e+00 7.84e+00 1.54e+00 2.28e+00
qsort 4.26e+00 8.87e+01 1.33e+02 1.30e+03 1.71e+02 6.58e+02
does not use TLM-2.0 internally, which does not impact the simulation execution as
including an intermediary module between processor and memory. Simulation with pro-
cessor cache using the SystemC back-end spends around half of the simulation time than
simulation without cache. The YAPSC parallel back-ends also reduce their simulation
time. Achieving 17× of average speedup in TCP/IP back-end when executing on differ-
ent hosts.
Chapter 5
Conclusions
We offer a general technique to split SystemC simulations into different processes, not only
for simulations of processors from one specific architecture. The communications using
the proposed back-ends is transparent to TLM2 modules, that don’t need any change
in their source for common simulations. And require few changes when the simulation
requires syscall synchronization between modules. Our solution gives an opportunity
to run the same modules in distributed ambient, local, or even the original SystemC
simulation. YAPSC is extensible to more channels and to adopt more parallel techniques
in future. Moreover, this approach does not require a special SystemC kernel, that follow
the standard and is the widely used by industry and academy.
Highlights to contribution of payload serialization that is rarely described in related
works. The proposed work considers the payloads extensions, that was not found in
bibliography. The syscalls execution is an important key from ArchC that is not covered
by past works.
YAPSC is proposed as:
Parallel Each YAPSC domain executes a set of SystemC modules in parallel on same
host or distributed environment;
Simple The YAPSC API is like a code annotation that can help the designer to better
organize the code;
Modular The client, controller, proxy, and remote components are modular. Each one
can be specialized to new back-ends. And can be added or removed from a simulation
without any code changes;
Validation Friendly YAPSC runs on unmodified SystemC kernel. Moreover, all YAPSC
can be disabled at compilation time without modifying the model code.
5.1 Publications
This dissertation extends the work of the same authors Falcão et al. [17] (Appendix A),
presented in Portuguese. Which proposed a SC_MODULE that encapsulate the TLM-2.0
with IPC over a SystemC simulation parted in many processes using TCP/IP.
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This past work requires that designer write a new sc_main with explicitly creating
and connection the communication wrappers. The unique wrapper was the TCP/IP and
have both initiator and target sockets. So, there is no differentiation between proxy and
remote wrappers. This approach requires use dummy modules to bind the unused sockets.
The serialization was not safe to endianness and made without using another library.
The support for payload extensions was already present, but was limited to the extensions
included in MPSoCBench [93].
The payload memory management and the syscall execution used by YAPSC are
reimplementation of this work.
5.2 Future Work
5.2.1 MPSoCBench
Both works, the previous and this dissertation, target speeding up the simulation of MP-
SoC on SMP and clusters. YAPSC is simple and flexible to be adopted by MPSoCBench
as the default platform code generated. Allowing parallel simulations without removing
the support to original SystemC.
Using YAPSC, the MPSoCBench can run more than hundreds of processes. An initial
investigation from previous work, shows that a promising approach is group the routers
in one domain and each tile in its own domain.
5.2.2 Timing
YAPSC, in this version, uses only the payload timing information. Although this reduces
the synchronization between domains, many related works [80, 82, 72, 74] uses a look-
ahead time to limit how long one LP can advance ahead of the others. The common
solution is to create a barrier for all LPs in quantums, preset or dynamic.
The timing synchronization can be added to YAPSC with a simple SC_MODULE with
communication with controller. This module should sleep for the desired quatum and call
the barrier synchronization when evaluated by SystemC kernel. This addition will not
require changes in YAPSC API.
5.2.3 Offload of simulations
YAPSC is already distributed and can run in any Linux cloud. However, the automatic
detection using mDNS is limited to local networks. The TCP/IP back-end should support
direct IP and port setup besides the automatic detection.
YAPSC allows that the controller (domain 0) can run in a specific location, as one
notebook. And all LPs (executing domains) can run in servers. The simulation will
execute as notebook guest and work on its filesystem using the syscalls emulation.
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5.2.4 Diversity of communication channels
The results show that although the MPI flexibility and optimizations, the TCP/IP and
UDS performs better in specific cases. A mixed solution with TCP/IP and UDS can
perform better than MPI in all scenarios. In this case, MPI should move out to one
plug-in and remove the requirement of linking with a MPI implementation.
A plug-in system will help to support more back-ends. This can optimize YAPSC to
other setups than the initially planned, including mixed back-ends.
5.2.5 New techniques
YAPSC adopts the external configuration file to allow an easy setup of the partitions.
This file is not intended to be manually written on big simulations, in this scenarios tools
must write the configuration automatically.
Some few related works [66, 71, 72, 73] include static or dynamic analysis tools to their
solutions. Past simulations can profile the modules and their communication behaviors
to automatic partition generation from one tool. The feedback should not be limited to
the same platform simulation, but share previous analysis of shared modules.
5.3 Source Code
YAPSC project is open-source and hosted in http://tiagofalcao.github.io/yapsc.
The source code, unit and integration tests, benchmarks, and examples are at https:
//github.com/tiagofalcao/yapsc.
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A.1 Abstract
Simulation is one of the main stages in the validation process in systems design; in this
stage, system architects can verify the correctness, behavior, and performance of the tar-
get system. SystemC is a System-level Description Language (SLDL), a C++ language
extension that supports different abstraction levels. The downside is its sequential simula-
tion model that does not take advantage of the parallel processing capabilities. This paper
proposes a generic technique that allows the simulation of a set of SystemC components
by encapsulating each one in a process, which can be scheduled over cores or distributed
on a cluster. The main advantage of this approach is that it parallelize SystemC-TLM2
simulators using the original SystemC Kernel and models.
A.2 Resumo
A simulação é uma etapa importante no desenvolvimento de sistemas computacionais, por
meio de qual os sistemas em desenvolvimento são testados e tem comportamento e de-
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sempenho avaliados. SystemC é uma Linguagem de Descrição de Sistemas (SLDL), uma
extensão da linguagem C++ com suporte a diferentes níveis de abstração. O SystemC
simula sequencialmente todo o sistema sem aproveitar possível potencial de processa-
mento paralelo. Esse artigo propõe uma abordagem genérica para permitir a simulação
de cada componente num processo distinto, que pode ser escalonado em diferentes proces-
sadores, locais ou distribuídos. A principal vantagem é paralelizar simuladores descritos
em SystemC sem a necessidade de modificar os modelos ou o SystemC.
A.3 Introdução
Mais componentes continuarão a ser adicionados num chip mesmo considerando possíveis
revisões da Lei de Moore[8], como ocorrido no passado, quando o prazo para duplicar o
número de componentes num chip foi modificado de um para dois anos. Hoje, o mercado
vivencia uma estimativa de 18 meses [94]. O fato é que o número de componentes presentes
em um chip cresce rapidamente e continuará crescendo. Nos processadores, isto representa
mais núcleos e funcionalidades de propósito específico, de tal forma que esse acúmulo de
funções justifica serem chamados de System on Chip (SoC). Essa crescente complexidade
requer adaptações no processo de simulação destes sistemas para correta compreensão do
comportamento do SoC nos estágios iniciais do projeto, antes que o mesmo seja produzido
fisicamente.
Linguagens de Descrição de Sistemas (do inglês, System Level Description Languages
- SLDLs) fornecem um conjunto de bibliotecas, tipos de dados, funcionalidades, núcleo de
simulação e componentes de descrição de hardware para modelagem e simulação de um
sistema em alto nível de abstração. SystemC [5] é uma SLDL com modelo de descrição
baseado na linguagem C++ e utilizada para modelagem e verificação de sistemas em
diferentes níveis de abstração. A temporização pode ser feita de forma vaga (loosely-
timed), com melhor desempenho, ou de forma aproximada (approximately-timed), mais
próxima a um hardware real, utilizando sincronização baseada em eventos e anotação
de tempo nas transações. Recentemente, SystemC se tornou uma escolha popular dos
projetistas de SoCs e processadores embarcados [24].
SystemC-TLM2 é um conjunto de funcionalidades para modelagem da camada de co-
municação entre componentes do sistema e é parte integrante do padrão SystemC [95].
TLM2 introduz o conceito de desacoplamento temporal, no qual as threads de todos os
módulos possuem relógios locais que podem avançar em relação ao tempo global da sim-
ulação, o que reduz gargalos e fornece melhor desempenho em troca de uma perda de
precisão na temporização. A comunicação utiliza troca de mensagens, chamadas de pay-
loads, que encapsula os dados da requisição em si e extensões que podem ser especializadas
pelo usuário.
Podemos simular um sistema simples composto por um módulo processador e uma
memória conectados diretamente por TLM2 (Figura A.1). Cada leitura/escrita deve ser
encapsulada em um payload que contenha todos os dados da requisição e enviada a partir
do núcleo pelo seu soquete inicializador para o soquete de destino do componente de
memória. Assincronamente, o payload é processado pela memória, que deve ler ou escrever
APPENDIX A. WSCAD 2015 PAPER 108
Figure A.1: Comunicação TLM2 entre componentes de núcleo e memória
na posição indicada pela mensagem, e respondida pelo mesmo caminho.
Um fator limitante para acelerar simuladores SystemC é que seu núcleo de simulação
é sequencial e baseado em eventos discretos. O escalonador seleciona um processo por
vez, que será executado até o seu final ou até que seja feita uma chamada da função wait
para que o próprio processo suspenda sua execução e volte para a fila do escalonador.
Nas simulações de sistemas com vários processadores, o núcleo do SystemC ocupa aproxi-
madamente 50% do tempo de simulação e apenas 30% são destinados ao comportamento
de todos os núcleos de processamento [26]. O SystemC escalona a execução de um módulo
por vez, mesmo que a máquina base tenha suporte à execução paralela de múltiplos pro-
cessos [24]. Por exemplo, uma plataforma virtual com 16 processadores será simulada em
apenas um núcleo de processamento da máquina real, mesmo que esta contenha múltiplos
processadores. Por que não utilizar todos os núcleos ou mesmo um cluster de servidores?
Atualmente, pesquisas para aumento de desempenho de simuladores descritos em Sys-
temC estão focadas na sua distribuição da simulação em diferentes processadores e os
melhores ganhos foram obtidos no particionamento manual da simulação [24, 25, 75, 59].
Essas técnicas não modificam o escalonador padrão do SystemC.
Esse artigo propõe uma solução que é:
Paralela Tenta usar o máximo poder de processamento disponível no sistema computa-
cional onde a simulação é executada.
Simples Uma prova de conceito que funciona e ainda demonstra possibilidades para
futuras otimizações específicas para um determinado sistema modelado;
Modular Um módulo SystemC que pode ser adicionado ou removido sem necessitar
modificar os módulos existentes e que requeira o mínimo de configuração para tal
fim;
Validável Não modifica o núcleo SystemC, que é amplamente utilizado e devidamente
validado.
A.3.1 Trabalhos Relacionados
O modelo TLM com tempo distribuído (TLM-DT) [96] propõe a modificação do nú-
cleo SystemC para uma redução do tempo de simulação para sistemas modelados com
transaction-level modeling (TLM). Seguindo o princípio de simulação paralela baseada
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em eventos discretos (PDES), cada processo tem sua própria definição de “tempo local".
Esta nova abordagem usa um mecanismo de simulação paralela, chamado SystemC-SMP,
capaz de expor o poder computacional de máquinas com múltiplos processadores. Neste
modelo, cada processo é explicitamente paralisado enquanto aguarda por algum evento.
Esse tipo de mecanismo de exclusão mútua permite ao escalonador executar outro pro-
cesso. Quando um processo paralisado é notificado do evento esperado, o relógio local é
atualizado e o processo volta a executar.
Como extensão do trabalho anterior, foi apresentada uma estratégia de modelagem
para SoC com quantidade massiva de processadores (MPSoCs) baseada em memória com-
partilhada utilizando a abordagem TLM-DT e o mecanismo do SystemC-SMP [75]. Do
ponto de vista do núcleo do simulador, a plataforma em TLM-DT é vista como um
conjunto de SC_THREADs que conhecem como se comunicar e sincronizar com as demais.
Porém, o mapeamento destas threads deve ser explicitamente controlado pelo projetista
do sistema por diretivas de configuração. A limitação dessa abordagem é que todos sis-
temas devem ser devidamente adaptados para esta versão modificada do SystemC, o que
não é uma tarefa trivial.
Chopard et al. [59] permite o particionamento de processos SystemC, com mínimas
mudanças no núcleo original do SystemC e na própria sintaxe da linguagem de modelagem.
Nesta abordagem, uma cópia do escalonador executa em cada nó de processamento e
simula um subconjunto dos módulos do sistema modelado. A consistência dos dados é
garantida através dos eventos entre os processos. Para assegurar a sincronização, um nó,
definido como principal, é responsável por receber as anotações de tempo do próximo
evento esperado para cada nó e atualiza o tempo global da simulação. Desta forma,
os demais nós podem atualizar seus relógios locais assim que recebam as informações
temporais do nó principal.
Baseado nos mesmos conceitos descritos acima, Huang et al. [25] propôs ganho de
eficiência com a distribuição geográfica dos modelos SystemC. Neste contexto, o mecan-
ismo consiste de um conjunto de sistemas Linux em rede e cooperam para computar a
mesma simulação. A principal contribuição deste trabalho é implementar uma biblioteca
para simulações SystemC distribuídas, chamada de SCD (SystemC Distribution), que
paraleliza as simulações e não modifica a biblioteca original.
O ArchSC [67] é ambiente SystemC paralelo construído sobre uma plataforma de
simulação em nível de sistema de larga escala e paralela, chamado ArchSim, que fornece
ferramentas para gerenciar o particionamento e a troca de mensagens entre os módulos.
O sistema é dividido e distribuído em múltiplos processadores, cada subsistema consiste
de um simulador independente, logo escalonadores independentes. Esse trabalho não se
aplica ao TLM.
Roth et al. [64] apresenta uma metodologia baseada em SystemC-TLM para acelerar
a simulação de MPSoCs com Network on-Chip, que combina ambas vantagens: mode-
lagem em diferentes níveis de abstração e execução paralela em máquinas com múltiplos
núcleos; integra o paradigma paralelo de modelagem de eventos discretos com o conceito
de escalonadores minimalistas. O resultados apresentados demonstram que a abordagem
alcança significativa melhoria de duas ordens de grandeza versus a execução sequencial
RTL, enquanto preserva a analisabilidade e exibe moderada perda de precisão.
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Peeters et al. [77] apresenta uma abordagem para distribuir simulações em proces-
sadores de um cluster com uma política de sincronização híbrida, utilizando a Message
Passing Interface (MPI). Duas instancias devem sincronizar somente quando elas tem
alguma dependência (como, por exemplo, compartilhamento de dados). Assim, dois com-
ponentes que não tenham dependências, não precisam sincronizar entre eles. Porém, a
sincronização global acontece em determinados pontos durante a simulação.
Outra metodologia de paralelização usa uma abstração mista em CPUs e GPUs para
alcançar melhor desempenho da simulação [70]. Dado um sistema em SystemC, parte
dos modelos são adaptados para rodar em GPUs CUDA. Consequentemente, um novo
SystemC é implementado. Baseado na mesma metodologia, Vinco et al. [71] apresenta
uma abordagem de simulação para RTL-SystemC em GPUs incluindo técnicas de escalon-
amento estático para redução da quantidade de eventos de sincronização. Um grafo de
dependências é construído baseado nos sinais de entrada e saída para cada processo Sys-
temC, e então é gerado o escalonador estático.
Os trabalhos mais recentes, Sniper [21], Graphite [15], ZSim [22] and PriME [23],
alcançam expressivos resultados utilizando o Pin [20] como núcleo da tradução dinâmica
de binários (DBT), assim somente funcionam em arquiteturas Intel, tanto a arquitetura
simulada quanto a hospedeira.
Os trabalhos relacionados não resolvem o problema de simular múltiplos componentes,
não somente processadores, numa infraestrutura moderna com múltiplos processadores
distribuídos sem a necessidade de sensíveis mudanças no código fonte. Muitas das soluções
propostas reduzem o tempo de simulação, porém muitas se baseiam em uma versão mod-
ificada do SystemC ou necessitam que os componentes do sistema modelado sejam ex-
plicitamente escritos para a abordagem. Qualquer modificação nos modelos requer um
grande conjunto de testes de regressão a fim de evitar novos erros possam ser incluídos nas
adaptações necessárias. Além disso, modificações no SystemC significam uma ruptura da
implementação padrão que produz um código sem o devido estudo e verificação como o
original apresenta.
A.4 TLM2 sobre TCP
O padrão TLM2 define um protocolo para simulação em nível de transação via troca de
mensagens assíncronas, suportando nativamente barramentos de memória e é também
extensível para suportar outros modelos de barramento. A troca de mensagem é am-
plamente utilizada em programas modernos, e quando assíncronos, oferecem uma maior
facilidade para paralelização. O requerente pode enviar uma mensagem e concorrente-
mente continuar a realizar trabalho enquanto não recebe a resposta.
Nossa proposta vai além, utilizar o particionamento lógico dos módulos em TLM2 para
separar a simulação em vários processos, com isso nós oferecemos mais tempo de proces-
sador para executar o comportamento de cada módulo. Metade do tempo de execução de
um processo SystemC é utilizada pelo núcleo da biblioteca, independente do número de
componentes simulados [26]. Desejamos que apenas um subconjunto de componentes do
sistema como um todo concorra pela outra metade, assim cada subconjunto terá o custo
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do núcleo mas de forma geral terão mais tempo de processador para seus comportamen-
tos. Como prova de conceito, adotamos soquetes TCP que oferecem comunicação entre
processos, distribuídos ou não, com ordenação e correção de erros.
(a) Ambos soquetes (b) Inicializador (c) Destino
Figure A.2: Conexões com o módulo TCP
O módulo de TLM2 sobre TCP conecta-se com os módulos preexistentes utilizando os
soquetes de inicialização e destino (Figura A.2a), isso possibilita que possa ser conectado
a processadores, memórias, roteadores de NoC, etc. Conforme o estado de um payload
o módulo determina qual soquete TLM2 deverá ser utilizado. Os módulos costumam
apresentar apenas um tipo de soquete TLM2, inicializador ou destino, nestes casos, por
requerimentos do SystemC, um módulo postiço deve ser conectado ao soquete não uti-
lizado. Deve-se aproveitar a oportunidade para adicionar código de verificações nestes
módulos extras, uma vez que nenhum payload do sistema deve passar por eles. Junto com
o módulo TCP, fornecemos módulos de inicialização (Figura A.2b) e de destino (Figura
A.2c).
Normalmente, os componentes TLM2 de uma simulação SystemC usam a memória
compartilhada do processo para transmitir o payload apenas por referência. Porém,
quando separamos a simulação em processos distintos, o objeto de payload e todos con-
teúdos referenciados (dado e extensões) precisam ser recriados em cada novo contexto.
Quando um payload deixa pela primeira vez seu processo de origem, ele recebe uma ex-
tensão com um marcador único para registrar o contexto original dele. Todos os payloads
recebidos via TCP são checados se são pacotes retornando ao processo original ou são
estrangeiros. Os estrangeiros são devidamente alocados neste contexto e construídos para
evitar qualquer inconsistência na estrutura de dados, no momento que deixam o pro-
cesso transitório, toda memória relacionada é liberada. Os pacotes quando retornam aos
seus processos de inicialização, são identificados e apenas a estrutura de dados original é
atualizada/sobrescrita com os valores recebidos.
O payload não contém diretamente todas as informações: o dado é apontado por
um ponteiro para a memória do processo e qualquer extensão é um objeto referenciado
(Figura A.3a). Quando comunicados a outros processos, todos os dados devem ser envi-
ados explicitamente para a correta reconstrução da estrutura no processo destino. Nesta
implementação, adotamos um empacotamento simples (Figura A.3b) que cria um bloco
que contém todos dados necessários do payload e das extensões testadas. Neste caso, a
região do dado é o único campo com tamanho variável, ele é estrategicamente colocado
no final do pacote e precedido do seu comprimento, para uma decodificação rápida e sim-
ples. Campos opcionais, como extensões, são adicionadas manualmente no bloco a ser
transmitido.
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(a) Pacote (b) Bloco
Figure A.3: A mensagem TCP
Nem todos atributos dos payloads são propagados via TCP (Figura A.3b). Do payload
original são copiados o comando, o estado da resposta, o endereço virtual e o tamanho do
dado. O ponteiro original para o dado é armazenado nos dados de anotação do contexto,
junto com o marcador único do processo origem e o identificador do payload, já que o
endereço de memória apontado somente tem valor lógico para o contexto original. Nos
testes realizados, adicionamos uma extensão relativa ao sistema modelado para armazenar
informações do roteamento em uma NoC, sendo adicionada ao bloco transmitido antes
do dado.
Configuramos os soquetes TCP para enviar assim que possível os pacotes no buffer para
redução da latência, mesmo assim, raramente um bloco é enviado isolado e completo em
um pacote TCP. O módulo TCP é responsável por armazenar os pacotes TCP, montar um
bloco completo e reconstruir o payload e suas extensões e, se necessário, alocar a memória
para o dado. Para testes, podemos forçar exatamente um bloco por comunicação TCP
completando um pacote TCP com zeros.
Os testes integração criam uma rede em malha 2D de produtores e consumidores, e
cada configuração é testada sem (Exemplo A.1) e com (Exemplo A.2) os módulos TCP.
Foram testadas diversas configurações que tentam forçar os canais de comunicação com
simples ping-pong, utilizando janelas de 3 a 10 mensagens antes de um wait (escalonamento
de threads SystemC), e disparadas 100 mensagens seguidas de cada nó para todos demais
sem aguardar o retorno da resposta. Os testes são executados em cada compilação do
código fonte do módulo TCP, como descritos na Tabela A.1 com sistemas de até 200
componentes.
Não é necessária uma barreira global para iniciar a simulação, cada processo chama
a função wait_connection() antes de iniciar sua simulação para aguardar as conexões de
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1 //Binding South with North
2 southRouter->N_init_socket.bind(northRouter->S_target_socket);
3
4 //Binding North with South
5 northRouter->S_init_socket.bind(southRouter->N_target_socket);
Listing A.1: Trecho da conexão de dois roteadores sem o módulo TCP
1 //Binding South
2 southTCP = new tlm_tcp("SouthTCP");
3 southRouter->N_init_socket.bind(southTCP->tsocket);
4 southTCP->isocket.bind(southRouter->N_target_socket);
5 southTCP->start_server(6801);
6 southTCP->connect("127.0.0.1", 6802);
7
8 //Binding North
9 northTCP = new tlm_tcp("NorthTCP");
10 northRouter->N_init_socket.bind(southTCP->tsocket);
11 northTCP->isocket.bind(northRouter->N_target_socket);
12 northTCP->start_server(6802);
13 northTCP->connect("127.0.0.1", 6801);
Listing A.2: Trecho da conexão de dois roteadores usando o módulo TCP
volta apenas dos seus vizinhos. Cada módulo pode começar a produzir suas requisições e
ir preenchendo as filas: do protocolo TLM2, interna do módulo TCP e da implementação
da pilha TCP/IP.
A.4.1 Exemplo: Sistema com 1 Processador
Figure A.4: Comunicação TLM2 entre um núcleo e uma memória com módulo TCP
O exemplo com um processador demonstra como dividir a simulação em múltiplos
processos com o módulo TCP. Na Figura A.1, é mostrado um exemplo simples da comu-
nicação TLM2 entre um núcleo e uma memória. Para dividir essa simulação em processos
distintos utiliza-se o módulo TCP para criar uma camada de comunicação transparente
entre os dois processos (Figura A.4).
O processador envia um payload como incompleto com uma requisição do seu soquete
inicializador para o soquete destino conectado. Não existe um conhecimento prévio do
tipo do módulo conectado, apenas sabe-se que existe um soquete destino conectado.
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Figure A.5: Exemplo de NoC 2x2
O módulo TCP encapsula num bloco o payload e envia via conexão TCP preestabele-
cida para outro módulo TCP num processo distinto. O pacote TCP é lido e reconstruído
como um payload com a requisição do processador.
A memória recebe o payload no seu soquete de destino com requisição e a processa ex-
atamente como se a mesma tivesse vindo diretamente do soquete iniciador do processador.
A resposta segue o caminho inverso, totalmente transparente para ambos módulos.
Se o processador desejar, ele pode enviar uma requisição de leitura com ponteiro nulo.
A memória irá alocar e escrever o dado em seu espaço de endereçamento, retornando o
resultado como payload. O módulo TCP irá gerenciar essa alocação, liberando a mesma
do processo da memória e transferindo a mesma para o contexto original, corrigindo o
ponteiro do objeto original.
Como descrito anteriormente, o processador e a memória necessitam dos módulos
postiços para serem conectados aos soquetes não utilizados dos módulos TCP (Figura
A.2). O processador possui somente um soquete inicializador que é conectado ao soquete
destino do módulo TCP, assim necessitando ocupar o soquete inicializador do módulo
TCP. O mesmo ocorre com o soquete destino do módulo TCP da memória.
A.4.2 Exemplo: NoC - Malha 2x2 com 2 processadores
Um exemplo mais próximo a experimentos reais, uma Network on Chip (NoC) foi a
inspiração original da técnica e é facilmente conectada com módulos TCP. Uma malha 2x2
(Figura A.5) pode ser modelada com dois processadores, uma memória e um componente
de exclusão mútua em hardware. Todas requisições são roteadas pelos módulos roteadores
que determinam o destino com base no endereço, memória ou outro componente, e o
sentido com base no estado do payload, incompleto ou completo.
O módulo TCP pode ser utilizado para particionar esse sistema, um particionamento
possível é cada tile (roteador e outro componente) seja executado em um processo difer-
ente. Aqui adotamos roteadores de baixa complexidade, mas como qualquer conexão
TLM2, poderíamos utilizar os módulos TCP entre os roteadores e o componente aumen-
tando o número de processos.
Se o processador 1 solicitar uma leitura para uma posição de memória, o payload terá
sua rota definida pelo primeiro roteador (o do processador 1) e seguirá sendo roteado pelos
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demais roteadores (e módulos TCP, transparentemente) até o roteador do seu destino, a
memória. A resposta pode seguir a rota inversa ou qualquer outra determinado pela
lógica do roteador. O módulo TCP não modifica o comportamento nem os módulos tem
conhecimento se os payloads estão passando por módulos TCP.
A.5 Avaliação Experimental
Nós avaliamos a técnica em duas categorias de experimentos: artificiais e um benchmark
para SoCs com multiprocessadores. Nesta seção, vamos descrever os testes e resultados
obtidos.
A.5.1 Produtor - Consumidor
Nosso primeiro conjunto de experimentos são módulos artificiais para testar a escalabili-
dade e requerimentos. Os experimentos variavam a quantidade de um módulo produtor-
consumidor TLM2, que apenas depende das bibliotecas do padrão SystemC-TLM2, para
alcançar um grande número de processos distintos.
Para N módulos, criamos uma malha quadrada de
⌈√
N
⌉2
módulos roteadores, e
preenchemos as
⌈√
N
⌉2
−N últimas posições com componentes sem lógica. Cada módulo
produtor-consumidor é configurado com um comportamento específico, quantos payloads
deve ser enviados numa janela de envio sem aguardar resposta e quantos ele deve receber.
Todos payloads gerados usam uma distribuição uniforme para determinar o endereço a
ser solicitado. Com base neste, é gerado um código, para verificação de consistência, e
armazenado no campo de dado para garantir que em qualquer módulo possa ser verificada
a quantidade e a consistência dos payloads.
As configurações da Tabela A.1 foram testadas com e sem o módulo TCP, que chegam
a 200 processos e executam a troca de 120000 payloads.
A.5.2 MPSoCBench
Os testes mais realistas foram realizados com MPSoCBench [49]. O MPSoCBench oferece
um benchmark paralelo para SoCs com muitos processadores (até 64), e provê todos
módulos: Processadores em 4 arquiteturas (ARM, PowerPC, MIPS e SPARC), memória,
exclusão mútua em hardware, roteadores para NoCs e barramentos.
Baseado no ArchC [28, 50], os processadores incluídos são gerados de arquivos de
descrição e simulam em nível de sistema as 4 arquiteturas descritas. A simulação em
nível de sistema adiciona novas dificuldades no particionamento em múltiplos processos,
o ArchC e os softwares são feitos para compartilhar não apenas a memória simulada, mas
recursos reais do sistema e de um processo.
As chamadas de sistema (em inglês, syscall) são emuladas pelo ArchC, que assim como
o SystemC, não tem conhecimento da divisão do simulador em processos distintos. Para
garantir a consistência entre as chamadas de syscalls pelo software emulado rodando em
vários processos na máquina real, criamos um controlador de syscalls externo a todos
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Table A.1: Configurações testadas para o módulo Produtor-Consumidor
Tipo Módulos Roteadores Payloads Total de Payloads
Um para um N
⌈√
N
⌉2
P P
0→0 1 1 100 100
0→1 2 4 100 100
1→0 2 4 100 100
0→2 3 4 100 100
2→0 2 4 100 100
0→3 4 4 100 100
3→0 4 4 100 100
0→0 9 9 100 100
0→2 9 9 100 100
0→6 9 9 100 100
0→8 9 9 100 100
2→0 9 9 100 100
6→0 9 9 100 100
8→0 9 9 100 100
8→8 9 9 100 100
Um para todos N
⌈√
N
⌉2
P (N ∗ P )
0⇒ 9 9 100 900
4⇒ 9 9 100 900
8⇒ 9 9 100 900
Todos para um N
⌈√
N
⌉2
P (N ∗ P )
⇒0 9 9 100 900
⇒4 9 9 100 900
⇒8 9 9 100 900
Todos para todos N
⌈√
N
⌉2
P (N2 ∗ P )
⇔ 3 4 100 900
⇔ 9 9 100 8100
⇔ 144 144 10 207360
⇔ 200 200 3 120000
os processos de simulação e não dependente do SystemC, que centraliza a execução das
syscalls em apenas um contexto. A pseudo syscall SBRK, para alocação dinâmica, pre-
cisa ser resolvida centralizada pelo controlador para que os processadores aloquem regiões
distintas da memória simulada sem conflito. Todas chamadas relacionadas à manipu-
lação de arquivos utilizam o controlador para compartilhar o mesmo descritor de arquivo
(em inglês, file descriptor) do sistema operacional. Assim, esse identificador pode ser
armazenado na memória simulada e utilizado pelo software emulado em qualquer proces-
sador.
Nossa técnica aumenta o custo de comunicação, o que é coerente com a discrepância
de velocidades entre diferentes barramentos. Como em processadores modernos, o MP-
SoCBench depende de modelos com caches (e a devida coerência entre elas) para alcançar
melhores resultados reduzindo os custos excessivos de comunicação.
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A.6 Conclusões
Apresentamos uma técnica genérica que permite particionar simulações SystemC em difer-
entes processos, não limitados a simulações de processadores de alguma arquitetura es-
pecifica. As comunicações utilizando o módulo TCP proposto é transparente aos demais
módulos TLM2, que não necessitam de nenhuma modificação em seu código fonte. O que
deixa a oportunidade para executar simulações dos mesmos módulos em ambientes dis-
tribuídos, locais, ou mesmo em SystemC puro sem o módulo proposto. Esse módulo TCP
não requer nenhuma versão especial ou modificada da biblioteca SystemC, o que segue
o padrão IEEE 1666-2011 [5] e é a implementação amplamente utilizada na industria e
academia.
